




N-Channel 25-V (D-S) MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	$R_{DS(on)}\left(\Omega\right)$	I _D (A) ^{a, g}	Q _g (Typ.)			
25	0.012 at V _{GS} = 10 V	20	4.9 nC			
25	0.015 at V _{GS} = 4.5 V	20	4.5110			

PowerPAK SO-8



Ordering Information: SiR412DP-T1-GE3 (Lead (Pb)-free and Halogen-free)


FEATURES

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFET
- Low Thermal Resistance PowerPAK® Package with Low 1.07 mm Profile
- Optimized for High-Side Synchronous Rectifier Operation
- 100 % R_g Tested 100 % UIS Tested
- Compliant to RoHS Directive 2002/95/EC

APPLICATIONS

- Server, Desktop
 - High-Side Switch





N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS T _A = 25 °C, unless otherwise noted						
Parameter	Symbol	Limit	Unit			
Drain-Source Voltage		V_{DS}	25	V		
Gate-Source Voltage		V_{GS}	± 20]		
	T _C = 25 °C		20 ^g			
Continuous Drain Current (T. 150 °C)	T _C = 70 °C	I _D	20 ^g			
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C		13.4 ^{b, c}			
	T _A = 70 °C		10.7 ^{b, c}	Α		
Pulsed Drain Current	I _{DM}	50	1			
Continuous Source-Drain Diode Current	T _C = 25 °C	- I _S	20 ^g]		
Continuous Source-Drain Diode Current	T _A = 25 °C		3.2 ^{b, c}			
Single Pulse Avalanche Current		I _{AS}	15]		
Avalanche Energy L = 0.1 mH		E _{AS} 11.25		mJ		
	T _C = 25 °C		15.6			
Maximum Bower Dissination	T _C = 70 °C] _D	10	w		
Maximum Power Dissipation	T _A = 25 °C	P _D	3.9 ^{b, c}	T vv		
	T _A = 70 °C		2.5 ^{b, c}			
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150	°C		
Soldering Recommendations (Peak Temperature) ^{d, 6}		260				

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient ^{b, f}	t ≤ 10 s	R_{thJA}	27	32	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	6.4	8.0	0/ • •	

- a. Base on T_C = 25 °C.
 b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. See solder profile (www.vishay.com/ppq?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 70 °C/W.
- g. Package limited.

SiR412DP

Vishay Siliconix



Static V _{DS} V _{DS} = 0.V, I _D = 250 μA 25 V Vos Temperature Coefficient ΔV _{DS} (T _J) I _D = 250 μA 26 mV/T Vos Temperature Coefficient ΔV _{DS} (T _J) I _D = 250 μA 1.2 2.6 mV/T Gate-Source Threshold Voltage V _{DS} (h) V _{DS} = 0.V, V _{DS} = 0.D 1.2 2.5 V Gate-Source Leakage I _{DSS} V _{DS} = 0.V, V _{DS} = 0.V ± 10.0 nA Zero Gate Voltage Drain Current I _{DSS} V _{DS} = 0.V, V _{DS} = 0.V ± 10.0 nA On-State Drain Current ^a I _{D(m)} V _{DS} = 0.V, V _{DS} = 0.V ± 10.0 nA On-State Drain Current ^a I _{D(m)} V _{DS} = 0.V, V _{DS} = 0.V ± 0.0 1.0 µA On-State Drain Current ^a I _{D(m)} V _{DS} = 0.V, V _{DS} = 0.V, V _{DS} = 0.V ± 0.0 0.0	SPECIFICATIONS T _J = 25 °C		Test Conditions	Min	Tires	May	11:-
Drain-Source Breakdown Voltage V _{DS} V _{GS} = 0 V, I _D = 250 μA 25 V V V _{DS} Temperature Coefficient Λ ^V _{DS} (T) I _D = 250 μA 25 W V AG _{SEM}) Temperature Coefficient Λ ^V _{DS} (T) I _D = 250 μA 1.2 26 mV/V Gate-Source Threshold Voltage V _{SS} (N) V _{DS} = V _{SS} (D) 1.2 2.5 V Gate-Source Leakage I _{GSS} V _{DS} = 0 V, V _{GS} = 20 V ± 100 nA Zero Gate Voltage Drain Current I _{DSS} V _{DS} = 0 V, V _{GS} = 0 V ± 100 nA On-State Drain Current ^a I ^D _{DGO} V _{DS} = 5 V, V _{GS} = 10 V 20 A On-State Drain Current ^a I ^D _{DGO} V _{DS} = 5 V, V _{GS} = 10 V 20 A On-State Resistance 9gs V _{DS} = 15 V, I _D = 10 A 0.010 0.0120 Ω Poramic Source On-State Resistance 9gs V _{DS} = 15 V, I _D = 10 A 0.0125 0.0150 Ω Poramic Source Constance C _{CSS} V _{DS} = 10 V, V _{GS} = 0 V, I = 1 MHz 180 p Poysamic Sou		Symbol	rest Conditions	WIII.	тур.	wax.	Unit
V _{DS} Temperature Coefficient Λ/D _D FT _J V _{S(Ph)} Imperature Coefficient AV _{DS} (P _J) AV _{DS} (P _J) AV _{DS} (P _J) AV _{DS} (P _J Imperature Coefficient AV		Vne	V _{GS} = 0 V. I _D = 250 µА	25		<u> </u>	l v
V _{GS(III)} Temperature Coefficient ΔV _{GS(III)} /T _J I _D = 250 μA - 5 m/V/T _S Gate-Source Threshold Voltage V _{GS(III)} V _{DS} = 0 V, V _{GS} = ±20 V 1.2 2.5 V Zero Gate Voltage Drain Current I _{DSS} V _{DS} = 30 V, V _{GS} = 0 V 1 1 μA Zero Gate Voltage Drain Current ⁸ I _{DSO} V _{DS} = 30 V, V _{GS} = 0 V 20 1 μA On-State Drain Current ⁸ I _{DSO} V _{DS} = 10 V, I _D = 10 A 0.010 0.0120 A Orain-Source On-State Resistance ⁸ P _{DS} (m) V _{DS} = 10 V, I _D = 10 A 0.0125 0.0150 A Forward Transconductance ⁸ 9fs V _{DS} = 15 V, I _D = 10 A 0.0125 0.0150 S Spandich V _{DS} = 15 V, I _D = 10 A 0.0125 0.0150 S S Uptual Capacitance C _{GSS} V _{DS} = 10 V, V _{QS} = 0 V, f = 1 MHz 180 pF Reverse Transfer Capacitance C _{GSS} V _{DS} = 10 V, V _{QS} = 10 V, I _D = 10 A 10.7 16 Reverse Resistance R _Q f = 1 MHz 0.6 2.7		_	· GS	20	26		V
Gate-Source Threshold Voltage V _{SS(th)} V _{DS} = V _{GS} , I _D = 250 μA 1.2 2.5 V Gate-Source Leakage I _{GSS} V _{DS} = 0 V, V _{GS} = 20 V ± 100 nA			$I_D = 250 \mu A$				mV/°C
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	· ,	` '	Vpo = Voo Ip = 250 µA	1.2	3	2.5	\/
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		_		1.2			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	date doubte Leakage	GSS					11/4
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Zero Gate Voltage Drain Current	I _{DSS}	50 40				μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	20			Α
Forward Transconductance ^a 9 _{fs} V _{DS} = 15 V, I _D = 10 A 33 S S			V _{GS} = 10 V, I _D = 10 A		0.010	0.0120	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Drain-Source On-State Resistance ^a	H _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 8 \text{ A}$		0.0125	0.0150	Ω
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Forward Transconductance ^a	9 _{fs}	V _{DS} = 15 V, I _D = 10 A		33		S
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Dynamic ^b				•		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input Capacitance	C _{iss}			600		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Output Capacitance	C _{oss}	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		180		pF
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Reverse Transfer Capacitance	C _{rss}			71		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Total Gate Charge	O _a	$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$		10.7	16	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Total date Glarge	ital Gate Charge			4.9	7.5	nC
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Gate-Source Charge	Q_{gs}	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$		1.4		nc
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Gate-Drain Charge	Q_{gd}			1.4		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Gate Resistance	R_g	f = 1 MHz	0.6	2.7	5.4	Ω
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-On Delay Time	t _{d(on)}			13	26	
	Rise Time	t _r	== =		13	26	
Turn-On Delay Time $t_{d(on)}$ Rise Time t_r $Turn-Off Delay Time \qquad t_{d(off)}$ Fall Time t_f $V_{DD} = 10 \text{ V}, R_L = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ A}$ $I_D \cong 10 \text{ A}$	Turn-Off Delay Time	t _{d(off)}	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		13	26	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Fall Time	t _f			10	20	ne
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-On Delay Time	t _{d(on)}			7	14	115
Fall Time $t_{\rm f}$ 8 15 Drain-Source Body Diode Characteristics Continuous Source-Drain Diode Current $t_{\rm S}$ $t_{\rm C} = 25^{\circ}{\rm C}$ $t_{\rm C}$	Rise Time	t _r	22 - 2		10	20	
Drain-Source Body Diode Characteristics Continuous Source-Drain Diode Current I_S $T_C = 25 ^{\circ}C$ 20 A Pulse Diode Forward Current ^a I_{SM} 50 Body Diode Voltage V_{SD} $I_S = 3 ^{\circ}A$ 0.77 1.2 V Body Diode Reverse Recovery Time t_{rr} 13 60 ns Body Diode Reverse Recovery Charge Q_{rr} $I_F = 5 ^{\circ}A$, dl/dt = 100 A/μs, $T_J = 25 ^{\circ}C$ 5 44 nC Reverse Recovery Fall Time t_a T_{rr} T_{rr} T_{rr} T_{rr}	Turn-Off Delay Time	t _{d(off)}	$I_D \cong$ 10 A, V_{GEN} = 10 V, R_g = 1 Ω		13	26	
Continuous Source-Drain Diode Current I_S $T_C = 25 ^{\circ}C$ 20 A Pulse Diode Forward Current ^a I_{SM} 50 Body Diode Voltage V_{SD} $I_S = 3 ^{\circ}A$ 0.77 1.2 V_{SD} 0.77 1.2 V_{SD} Body Diode Reverse Recovery Time V_{rr} 13 60 ns Body Diode Reverse Recovery Charge V_{rr} 15 A, dl/dt = 100 A/ μ s, $V_{J} = 25 ^{\circ}C$ 7	Fall Time	t _f			8	15	
Pulse Diode Forward Current ^a I_{SM} 50 Body Diode Voltage V_{SD} $I_S = 3$ A 0.77 1.2 V Body Diode Reverse Recovery Time t_{rr} 13 60 ns Body Diode Reverse Recovery Charge Q_{rr} $I_F = 5$ A, dl/dt = 100 A/ μ s, $T_J = 25$ °C 7	Drain-Source Body Diode Characterist	tics					
Pulse Diode Forward Current ^a I_{SM} 50 $I_{S} = 3 \text{ A}$ $0.77 1.2 V$ Body Diode Reverse Recovery Time t_{rr} $13 60 \text{ns}$ Body Diode Reverse Recovery Charge Q_{rr} $I_{F} = 5 \text{ A}, \text{ dl/dt} = 100 \text{ A/µs}, T_{J} = 25 ^{\circ}\text{C}$ 7ns	Continuous Source-Drain Diode Current	I _S	$T_C = 25 ^{\circ}C$			20	
Body Diode Reverse Recovery Time t_{rr} Body Diode Reverse Recovery Charge Q_{rr} Reverse Recovery Fall Time t_a $I_F = 5 \text{ A, dl/dt} = 100 \text{ A/µs, T}_J = 25 \text{ °C}$ 7 Inspection of the property	Pulse Diode Forward Current ^a	I _{SM}				50	_ ^
Body Diode Reverse Recovery Charge Q_{rr} Reverse Recovery Fall Time t_a $I_F = 5 \text{ A, dI/dt} = 100 \text{ A/}\mu\text{s, T}_J = 25 \text{ °C}$ $5 \qquad 44 \qquad \text{nC}$ $7 \qquad \text{ns}$	Body Diode Voltage	V _{SD}	I _S = 3 A		0.77	1.2	V
Reverse Recovery Fall Time t_a $I_F = 5 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}, I_J = 25 \text{ C}$ 7	Body Diode Reverse Recovery Time	t _{rr}			13	60	ns
Reverse Recovery Fall Time t _a	Body Diode Reverse Recovery Charge	Q _{rr}	L = 5 A dl/dt = 100 A/vo T = 25 °C		5	44	nC
Reverse Recovery Rise Time t _b 6	Reverse Recovery Fall Time	ta	$I_F = 3 \text{ A}$, $UI/UI = 100 \text{ A}/\mu\text{S}$, $I_J = 25 \text{ °C}$		7		
	Reverse Recovery Rise Time	t _b			6		ns

Notes:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

a. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%.$


b. Guaranteed by design, not subject to production testing.








TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




V_{DS} - Drain-to-Source Voltage (V)


Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage



V_{GS} - Gate-to-Source Voltage (V) **Transfer Characteristics**



Capacitance




On-Resistance vs. Junction Temperature


Vishay Siliconix

VISHAY.


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




V_{DS} - Drain-to-Source Voltage (V)


* $V_{GS} > \mbox{ minimum } V_{GS}$ at which $R_{DS(on)}$ is specified





TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Current Derating*








Power Derating, Junction-to-Ambient

^{*} The power dissipation P_D is based on $T_{J(max)}$ = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package


Vishay Siliconix

VISHAY.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?65364.



DWG: 5881

PowerPAK® SO-8, (Single/Dual)

Notes 1. Inch will govern. 2 Dimensions exclusive of mold gate burrs.

3. Dimensions exclusive of mold flash and cutting burrs.

Backside View of Dual Pad

DIM		MILLIMETERS			INCHES		
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX	
Α	0.97	1.04	1.12	0.038	0.041	0.044	
A1		-	0.05	0	_	0.002	
b	0.33	0.41	0.51	0.013	0.016	0.020	
С	0.23	0.28	0.33	0.009	0.011	0.013	
D	5.05	5.15	5.26	0.199	0.203	0.207	
D1	4.80	4.90	5.00	0.189	0.193	0.197	
D2	3.56	3.76	3.91	0.140	0.148	0.154	
D3	1.32	1.50	1.68	0.052	0.059	0.066	
D4		0.57 typ.		0.0225 typ.			
D5		3.98 typ.		0.157 typ.			
Е	6.05	6.15	6.25	0.238	0.242	0.246	
E1	5.79	5.89	5.99	0.228	0.232	0.236	
E2	3.48	3.66	3.84	0.137	0.144	0.151	
E3	3.68	3.78	3.91	0.145	0.149	0.154	
E4		0.75 typ.		0.030 typ.			
е		1.27 BSC		0.050 BSC			
K		1.27 typ.			0.050 typ.		
K1	0.56	-	-	0.022	-	-	
Н	0.51	0.61	0.71	0.020	0.024	0.028	
L	0.51	0.61	0.71	0.020	0.024	0.028	
L1	0.06	0.13	0.20	0.002	0.005	0.008	
θ	0°	-	12°	0°	-	12°	
W	0.15	0.25	0.36	0.006	0.010	0.014	
М		0.125 typ. 0.005 typ.					

Revison: 13-Feb-17 1 Document Number: 71655

Power MOSFETs

Application Note AN821

PowerPAK® SO-8 Mounting and Thermal Considerations

by Wharton McDaniel

MOSFETs for switching applications are now available with die on resistances around 1 m Ω and with the capability to handle 85 A. While these die capabilities represent a major advance over what was available just a few years ago, it is important for power MOSFET packaging technology to keep pace. It should be obvious that degradation of a high performance die by the package is undesirable. PowerPAK is a new package technology that addresses these issues. In this application note, PowerPAK's construction is described. Following this mounting information is presented including land patterns and soldering profiles for maximum reliability. Finally, thermal and electrical performance is discussed.

THE PowerPAK PACKAGE

The PowerPAK package was developed around the SO-8 package (figure 1). The PowerPAK SO-8 utilizes the same footprint and the same pin-outs as the standard SO-8. This allows PowerPAK to be substituted directly for a standard SO-8 package. Being a leadless package, PowerPAK SO-8 utilizes the entire SO-8 footprint, freeing space normally occupied by the leads, and thus allowing it to hold a larger die than a standard SO-8. In fact, this larger die is slightly larger than a full sized DPAK die. The bottom of the die attach pad is exposed for the purpose of providing a direct, low resistance thermal path to the substrate the device is mounted on. Finally, the package height is lower than the standard SO-8, making it an excellent choice for applications with space constraints.



PowerPAK 1212 Devices

Revision: 16-Mai-13

PowerPAK SO-8 SINGLE MOUNTING

The PowerPAK single is simple to use. The pin arrangement (drain, source, gate pins) and the pin dimensions are the same as standard SO-8 devices (see figure 2). Therefore, the PowerPAK connection pads match directly to those of the SO-8. The only difference is the extended drain connection area. To take immediate advantage of the PowerPAK SO-8 single devices, they can be mounted to existing SO-8 land patterns.



Standard SO-8

PowerPAK SO-8

Fig. 2

The minimum land pattern recommended to take full advantage of the PowerPAK thermal performance see Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs. Click on the PowerPAK SO-8 single in the index of this document.

In this figure, the drain land pattern is given to make full contact to the drain pad on the PowerPAK package.

This land pattern can be extended to the left, right, and top of the drawn pattern. This extension will serve to increase the heat dissipation by decreasing the thermal resistance from the foot of the PowerPAK to the PC board and $^{ extstyle e$ therefore to the ambient. Note that increasing the drain land area beyond a certain point will yield little decrease in foot-to-board and foot-to-ambient thermal resistance. Under specific conditions of board configuration, copper weight and layer stack, experiments have found that >> more than about 0.25 in² to 0.5 in² of additional copper -(in addition to the drain land) will yield little improvement in thermal performance.

Z Z 0

Document Number: 7162

www.vishay.com

PowerPAK® SO-8 Mounting and Thermal Considerations

PowerPAK SO-8 DUAL

The pin arrangement (drain, source, gate pins) and the pin dimensions of the PowerPAK SO-8 dual are the same as standard SO-8 dual devices. Therefore, the PowerPAK device connection pads match directly to those of the SO-8. As in the single-channel package, the only exception is the extended drain connection area. Manufacturers can likewise take immediate advantage of the PowerPAK SO-8 dual devices by mounting them to existing SO-8 dual land patterns.

To take the advantage of the dual PowerPAK SO-8's thermal performance, the minimum recommended land pattern can be found in Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs. Click on the PowerPAK 1212-8 dual in the index of this document.

The gap between the two drain pads is 24 mils. This matches the spacing of the two drain pads on the PowerPAK SO-8 dual package.

REFLOW SOLDERING

PLICATION

Д

Vishay Siliconix surface-mount packages meet solder reflow reliability requirements. Devices are subjected to solder reflow as a test preconditioning and are then reliability-tested using temperature cycle, bias humidity, HAST, or pressure pot. The solder reflow temperature profile used, and the temperatures and time duration, are shown in figures 3 and 4.

For the lead (Pb)-free solder profile, see www.vishay.com/doc?73257.



Fig. 3 Solder Reflow Temperature Profile

Ramp-Up Rate	+ 3 °C /s max.
Temperature at 150 - 200 °C	120 s max.
Temperature Above 217 °C	60 - 150 s
Maximum Temperature	255 + 5/- 0 °C
Time at Maximum Temperature	30 s
Ramp-Down Rate	+ 6 °C/s max.



Fig. 4 Solder Reflow Temperatures and Time Durations

Revision: 16-Mai-13 2 Document Number: 71622

www.vishay.com

PowerPAK® SO-8 Mounting and Thermal Considerations

THERMAL PERFORMANCE

Introduction

A basic measure of a device's thermal performance is the junction-to-case thermal resistance, $R_{thJC},$ or the junction-to-foot thermal resistance, R_{thJF} This parameter is measured for the device mounted to an infinite heat sink and is therefore a characterization of the device only, in other words, independent of the properties of the object to which the device is mounted. Table 1 shows a comparison of the DPAK, PowerPAK SO-8, and standard SO-8. The PowerPAK has thermal performance equivalent to the DPAK, while having an order of magnitude better thermal performance over the SO-8.

	TABLE 1 - DPAK AND POWERPAK SO-8
PERFORMANCE	EQUIVALENT STEADY STATE
	PERFORMANCE

	DPAK	PowerPAK SO-8	Standard SO-8	
Thermal Resistance R _{thJC}	1.2 °C/W	1 °C/W	16 °C/W	

Thermal Performance on Standard SO-8 Pad Pattern

Because of the common footprint, a PowerPAK SO-8 can be mounted on an existing standard SO-8 pad pattern. The question then arises as to the thermal performance of the PowerPAK device under these conditions. A characterization was made comparing a standard SO-8 and a PowerPAK device on a board with a trough cut out underneath the PowerPAK drain pad. This configuration restricted the heat flow to the SO-8 land pads. The results are shown in figure 5.



PLICATION

Д

Revision: 16-Mai-13

Fig. 5 PowerPAK SO-8 and Standard SO-0 Land Pad Thermal Path

Because of the presence of the trough, this result suggests a minimum performance improvement of 10 °C/W by using a PowerPAK SO-8 in a standard SO-8 PC board mount.

The only concern when mounting a PowerPAK on a standard SO-8 pad pattern is that there should be no traces running between the body of the MOSFET. Where the standard SO-8 body is spaced away from the pc board, allowing traces to run underneath, the PowerPAK sits directly on the pc board.

Thermal Performance - Spreading Copper

Designers may add additional copper, spreading copper, to the drain pad to aid in conducting heat from a device. It is helpful to have some information about the thermal performance for a given area of spreading copper.

Figure 6 shows the thermal resistance of a PowerPAK SO-8 device mounted on a 2-in. 2-in., four-layer FR-4 PC board. The two internal layers and the backside layer are solid copper. The internal layers were chosen as solid copper to model the large power and ground planes common in many applications. The top layer was cut back to a smaller area and at each step junction-to-ambient thermal resistance measurements were taken. The results indicate that an area above 0.3 to 0.4 square inches of spreading copper gives no thermal performance improvement. subsequent experiment was run where the copper on the back-side was reduced, first to 50 % in stripes to mimic circuit traces, and then totally removed. No significant effect was observed.



Fig. 6 Spreading Copper Junction-to-Ambient Performance

Document Number: 71622

www.vishay.com

PowerPAK® SO-8 Mounting and Thermal Considerations

SYSTEM AND ELECTRICAL IMPACT OF PowerPAK SO-8

In any design, one must take into account the change in MOSFET R_{DS(on)} with temperature (figure 7).



Fig. 7 MOSFET R_{DS(on)} vs. Temperature

A MOSFET generates internal heat due to the current passing through the channel. This self-heating raises the junction temperature of the device above that of the PC board to which it is mounted, causing increased power dissipation in the device. A major source of this problem lies in the large values of the junction-to-foot thermal resistance of the SO-8 package.

PowerPAK SO-8 minimizes the junction-to-board thermal resistance to where the MOSFET die temperature is verv close to the temperature of the PC board. Consider two devices mounted on a PC board heated to 105 °C by other components on the board (figure 8).

Suppose each device is dissipating 2.7 W. Using the junction-to-foot thermal resistance characteristics of the PowerPAK SO-8 and the standard SO-8, the die temperature is determined to be 107 °C for the PowerPAK (and for DPAK) and 148 °C for the standard SO-8. This is a 2 °C rise above the board temperature for the PowerPAK and a 43 °C rise for the standard SO-8. Referring to figure 7, a 2 °C difference has minimal effect on R_{DS(on)} whereas a 43 °C difference has a significant effect on R_{DS(on)}.

Minimizing the thermal rise above the board temperature by using PowerPAK has not only eased the thermal design but it has allowed the device to run cooler, keep $r_{\text{DS(on)}}\,\text{low},$ and permits the device to handle more current than the same MOSFET die in the standard SO-8 package.

CONCLUSIONS

PowerPAK SO-8 has been shown to have the same thermal performance as the DPAK package while having the same footprint as the standard SO-8 package. The PowerPAK SO-8 can hold larger die approximately equal in size to the maximum that the DPAK can accommodate implying no sacrifice in performance because of package limitations.

Recommended PowerPAK SO-8 land patterns are provided to aid in PC board layout for designs using this new package.

Thermal considerations have indicated that significant advantages can be gained by using PowerPAK SO-8 devices in designs where the PC board was laid out for the standard SO-8. Applications experimental data gave thermal performance data showing minimum and typical thermal performance in a SO-8 environment, plus information on the optimum thermal performance obtainable including spreading copper. This further emphasized the DPAK equivalency.

PowerPAK SO-8 therefore has the desired small size characteristics of the SO-8 combined with the attractive thermal characteristics of the DPAK package.



Fig. 8 Temperature of Devices on a PC Board

ட Д

Document Number: 71622 Revision: 16-Mai-13



RECOMMENDED MINIMUM PADS FOR PowerPAK® SO-8 Single



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

APPLICATION NOTE



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Vishay:

SIR412DP-T1-GE3