

### **FEATURES**

- Selectable Divide Ratio
- $\triangleright$ Selectable Enable Priority and Threshold (CMOS or PECL)
- 3.0V to 5.5V Power Supply
- -145dBc/Hz (÷1) Typical Noise Floor
- -151dBc/Hz (+2) Typical Noise Floor
- High BW [1.5GHz (÷1), 3.0GHz (÷2)]
- ROHS compliant Pb Free Packages

# D 1880Ω V<sub>BB</sub>/DC O DIV-SEL CMOS P/D: ENABLE PROVIDES A 75kΩ PULL-DOWN RESISTOR WHEN SELECTED ENC P/U: ENABLE PROVIDES A 75ko PULL-UP

RESISTOR WHEN SELECTED

### DESCRIPTION

The CTSLV392 is a +1 or +2 clock generation part specifically designed to accommodate Colpitts or Pierce based oscillators. Features are incorporated to reduce board components. A voltage reference and input biasing allows for easy oscillator interface.

EN-SEL O

**BLOCK DIAGRAM** 

The CTSLV392 provides a ÷ 2 mode of operation for more frequency options and is selectable with a single connection. A selectable enable is also provided which doubles as a reset when the CTSLV392 is in  $\div$ 2 mode. With a single connection, the enable can be selected to operate as active high or active low.

### **ENGINEERING NOTES**

The CTSLV392 is a specialized ÷1 or ÷2 clock generation part including an enable/reset function. The divide ratio is selected with the DIV-SEL pin/pad. When DIV-SEL is open (NC), the CTSLV392 functions as a standard receiver. If DIV-SEL is connected to  $V_{EE}$ , it functions as a +2 divider.

A selectable enable is provided which also functions as a reset when the ÷2 mode is selected. Enable (EN) functionality is selected with the EN-SEL pin/pad which has three valid states: open (NC), V<sub>EE</sub>, or connected to  $V_{EE}$  via a 20k $\Omega$  resistor. Leaving EN-SEL open or connecting it to  $V_{EE}$  will select the EN pin/pad to function as an active high CMOS/TTL enable. When EN-SEL is open, an internal 75kΩ pull-up resistor is selected which enables the outputs whenever EN is left open. When EN-SEL is connected to  $V_{EE}$ , an internal 75k $\Omega$  pull-down resistor is selected which disables the outputs whenever EN is left open.

Connecting the EN-SEL to V<sub>EE</sub> with a  $20k\Omega$  resistor will select the EN pin/pad to function as an active low PECL/ECL enable with an internal  $75k\Omega$  pull-down resistor. In this mode, outputs are enabled when EN is left open (NC). This default logic condition can be overridden by connecting the EN to  $V_{CC}$  with an external resistor of  $\leq 20 k\Omega$ . Refer to the enable truth table on the next page for detailed operation.

The CTSLV392 provides a  $V_{BB}$  with an 1880 $\Omega$  internal bias resistor from D to  $V_{BB}$ . This feature allows AC coupling with minimal external components. The V<sub>BB</sub> pin supports 1.5mA sink/source current and should be bypassed to ground or  $V_{CC}$  with a 0.01  $\mu$ F capacitor.





Divide Truth Table					
DIV-SEL	÷Ratio				
NC	÷1				
V <sub>EE</sub> <sup>1</sup>	÷2				

<sup>1</sup> DIV-SEL connection must be  $\leq 1 \Omega$ .

#### **Enable Truth Table**

EN-SEL	EN	Q	Q
NC	CMOS Low or $V_{\text{EE}}$	Low	Low
NC NC	CMOS High, $V_{CC}$ or NC	Data	Data
V	CMOS Low, $V_{EE}$ or NC	Low	Low
V <sub>EE</sub>	CMOS High or $V_{\text{CC}}$	Data	Data
20k $\Omega$ to V <sub>EE</sub>	PECL Low, $V_{EE}$ or NC	Low	Low
20K12 to V <sub>EE</sub>	PECL High or $V_{CC}$	Data	Data

Figure 1 illustrates the timing sequences for the CTSLV392 in the  $\div$ 1 mode which is determined by leaving the DIV-SEL open (NC). It also illustrates the enable in the active High mode being controlled by a CMOS signal. This mode is determined by leaving the EN-SEL open (NC).



Figure 2 illustrates the timing sequences for the CTSLV392 in the  $\div$ 2 mode which is determined by connecting the DIV-SEL to V<sub>EE</sub>. It also illustrates the enable in the active Low mode being controlled by a PECL signal. This mode is determined by connecting the EN-SEL to V<sub>EE</sub> via 20k $\Omega$  resistor.



Сте

North Americas: +1-800-757-6686 • International: +1-508-435-6831 • Asia: +65-655-17551 • www.ctscorp.com/semiconductors Specifications are subject to change without notice.

RevA1113

### **ELECTRICAL SPECIFICATIONS**

#### Absolute Maximum Ratings are those values beyond which device life may be impaired.

Symbol	Characteristic	Condition	Rating	Unit
V <sub>cc</sub>	PECL Power Supply	$V_{EE} = 0V$	0 to + 6.0	V
$V_{I\_PECL}$	PECL Input Voltage	$V_{EE} = 0V$	0 to + 6.0	V
V <sub>EE</sub>	ECL Power Supply	$V_{CC} = 0V$	-6.0 to 0	V
$V_{I\_ECL}$	ECL Input Supply	$V_{CC} = 0V$	-6.0 to 0	V
1	Output Current	Continuous	50	mA
I <sub>HGOUT</sub>	Ouput Current	Surge	100	ША
T <sub>A</sub>	Operating Temperature Range	-	-40 to +85	°C
T <sub>STG</sub>	Storage Temperature Range	-	-65 to +150	°C
ESD <sub>HBM</sub>	Human Body Model Electro Static Discharge	-	2500	V
$ESD_MM$	Machine Model Electro Static Discharge	-	200	V
ESD <sub>CDM</sub>	Charged Device Model Electro Static Discharge	-	2000	V

### 100K ECL DC Characteristics ( $V_{EE}$ = -3.0V to -5.5V, $V_{CC}$ = GND)

Symbol	Characteristic	-40°C		<b>0</b> °	0°C		°C	85°	Unit	
Symbol	Min Max		Min	Min Max		Max	Min	Max	Unit	
V <sub>OH</sub>	Output HIGH Voltage <sup>1</sup>	-1085	-880	-1025	-880	-1025	-880	-1025	-880	mV
V <sub>OL</sub>	Output LOW Voltage <sup>1</sup>	-1900	-1555	-1900	-1620	-1900	-1620	-1900	-1620	mV
V	Input HIGH Voltage D, EN (ECL) <sup>2</sup>	-1165	-390	-1165	-390	-1165	-390	-1165	-390	mV
V <sub>IH</sub>	Input HIGH Voltage EN (CMOS) <sup>3</sup>	V <sub>EE</sub> +2000	V <sub>cc</sub>	V <sub>EE</sub> +2000	V <sub>cc</sub>	V <sub>EE</sub> +2000	$V_{CC}$	V <sub>EE</sub> +2000	V <sub>CC</sub>	mV
V	Input LOW Voltage D, EN (ECL) <sup>2</sup>	-2250	-1475	-2250	-1475	-2250	-1475	-2250	-1475	mV
V <sub>IL</sub>	Input LOW Voltage EN (CMOS) <sup>3</sup>	$V_{\text{EE}}$	V <sub>EE</sub> +800	mV						
V <sub>BB</sub>	Reference Voltage	-1390	-1250	-1390	-1250	-1390	-1250	-1390	-1250	mV
I <sub>IH</sub>	Input HIGH Current EN		150		150		150		150	μA
	Input LOW Current EN (ECL) <sup>2</sup>	0.5		0.5		0.5		0.5		μA
IIL	Input LOW Current EN (CMOS) <sup>3</sup>	-150		-150		-150		-150		
I <sub>EE</sub>	Power Supply Current <sup>4</sup>		31		31		31		34	mA

<sup>1</sup> Specified with each output terminated through  $50\Omega$  resistors to V<sub>CC</sub> -2V.

<sup>2</sup> EN-SEL connected to  $V_{EE}$  through a 20k $\Omega$  resistor. <sup>3</sup> EN-SEL connected to  $V_{EE}$  or left open (NC).

<sup>4</sup> DIV-SEL left open (NC)





### CTSLV392 LVPECL Divide by 1, Divide by 2 Clock Generator w/ Selectable Enable MLP8

100K LVPECL DC Characteristics ( $v_{EE} = GND$ , $v_{CC} = +3.3V$ )											
Symbol	Characteristic	-40°C		0°C	2	25°C		85°C			
Symbol	Characteristic	Min	Мах	Min	Max	Min	Max	Min	Max	Unit	
V <sub>OH</sub>	Output HIGH Voltage <sup>1,2</sup>	2215	2420	2275	2420	2275	2420	2275	2420	mV	
V <sub>OL</sub>	Output LOW Voltage <sup>1,2</sup>	1400	1745	1400	1680	1400	1680	1400	1680	mV	
V	Input HIGH Voltage D,EN (ECL) <sup>3</sup>	2135			2910	2135	2910	2135	2910	mV	
V <sub>IH</sub>	Input HIGH Voltage EN (CMOS) <sup>4</sup>	2000	V <sub>cc</sub>	2000	V <sub>cc</sub>	2000	V <sub>cc</sub>	2000	V <sub>cc</sub>	mV	
M	Input LOW Voltage D,EN (ECL) <sup>3</sup>	1050	1825	1050	1825	1050	1825	1050	1825	mV	
V <sub>IL</sub>	Input LOW Voltage EN (CMOS) <sup>4</sup>	GND	800	GND	800	GND	800	GND	800	mV	
V <sub>BB</sub>	Reference Voltage <sup>1</sup>	1910	2050	1910	2050	1910	2050	1910	2050	mV	
I <sub>IH</sub>	Input HIGH Current EN	150			150		150		150	μA	
	Input LOW Current EN (ECL) <sup>3</sup>	0.5		0.5		0.5		0.5		μA	
I <sub>IL</sub>	Input LOW Current EN (CMOS) <sup>4</sup>	-150		-150		-150		-150			
I <sub>EE</sub>	Power Supply Current <sup>5</sup>		31		31		31		34	mA	

100K LVPECL DC Characteristics ( $V_{EE} = GND$ ,  $V_{CC} = +3.3V$ )

<sup>1</sup> For supply voltages other than 3.3V, use the ECL table values and ADD supply voltage value.

<sup>2</sup> Specified with each output terminated through 50 $\Omega$  resistors to V<sub>CC</sub> -2V.

 $^3$  EN-SEL connected to V<sub>EE</sub> through a 20k $\Omega$  resistor.

<sup>4</sup> EN-SEL connected to VEE or left open (NC)

<sup>5</sup> DIV-SEL left open (NC)

#### 100K PECL DC Characteristics (V<sub>EE</sub> = GND, V<sub>CC</sub> = +5.0V)

Sumbol	mbol Characteristic		-40°C		0°C		°C	85°C		Unit
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage <sup>1,2</sup>	3915	4120	3975	4120	3975	4120	3975	4120	mV
V <sub>OL</sub>	Output LOW Voltage <sup>1,2</sup>	3100	3445	3100	3380	3100	3380	3100	3380	mV
V	Input HIGH Voltage D,EN (ECL) <sup>3</sup>	3835	4610	3835	4610	3835	4610	3835	4610	mV
V <sub>IH</sub>	Input HIGH Voltage EN (CMOS) <sup>4</sup>	2000	V <sub>cc</sub>	mV						
V	Input LOW Voltage D,EN (ECL) <sup>3</sup>	2750	3525	2750	3525	2750	3525	2750	3525	mV
V <sub>IL</sub>	Input LOW Voltage EN (CMOS) <sup>4</sup>	GND	800	GND	800	GND	800	GND	800	mV
V <sub>BB</sub>	Reference Voltage <sup>1</sup>	3610	3750	3610	3750	3610	3750	3610	3750	mV
I <sub>IH</sub>	Input HIGH Current EN		150		150		150		150	μA
1	Input LOW Current EN (ECL) <sup>3</sup>	0.5		0.5		0.5		0.5		μA
Ι <sub>IL</sub>	Input LOW Current EN (CMOS) <sup>4</sup>			-150		-150		-150		
I <sub>EE</sub>	Power Supply Current <sup>5</sup>		31		31		31		34	mA

<sup>1</sup> For supply voltages other than 3.3V, use the ECL table values and ADD supply voltage value.

 $^2$  Specified with each output terminated through 50  $\Omega$  resistors to V\_{CC} -2V.

<sup>3</sup> EN-SEL connected to  $V_{EE}$  through a 20k $\Omega$  resistor.

<sup>4</sup> EN-SEL connected to V<sub>EE</sub> or left open (NC).

<sup>5</sup> DIV-SEL left open (NC).

СТБ

North Americas: +1-800-757-6686 • International: +1-508-435-6831 • Asia: +65-655-17551 • www.ctscorp.com/semiconductors Specifications are subject to change without notice.

Symbol	Oumbel Chevrotevietic		-40°C		0°C		25°C			85°C			Unit	
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах	Unit
	D to Q/Qb <sup>1</sup>			450			450			450			450	ps
t <sub>PLH</sub> /t <sub>PHL</sub>	D to $Q_{HG}/Qb_{HG}^{1}$			600			600			600			600	ps
t <sub>skew</sub>	Duty Cycle Skew <sup>2</sup>		5	20		5	20		5	20		5	20	ps
	Input Swing <sup>3</sup> Differential	150		1000	150		1000	150		1000	150		1000	mV
V <sub>PP</sub> (AC)	Input Swing <sup>3</sup> Single Ended	300		2000	300		2000	300		2000	300		2000	IIIV
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall <sup>1</sup> (20% - 80%)	80		200	80		200	80		200	80		200	ps

### AC Characteristics ( $V_{EE}$ = -3.0V to -5.5V; $V_{CC}$ =GND or $V_{EE}$ =GND; $V_{CC}$ = +3.0V to +5.5V)

<sup>1</sup> Specified with each output terminated through  $50\Omega$  resistors to V<sub>CC</sub> -2V.

<sup>2</sup> Duty cycle skew is the difference between a  $t_{PLH}$  and  $t_{PHL}$  propagation delay through a device.

 $^{3}$  V<sub>PP</sub> is the peak-to-peak differential input swing for which AC parameters are guaranteed.

<sup>4</sup> Range valid for AC coupled signals only.



Input Frequency (MHz)







## **Pin Description and Configuration**

#### **Pin Assignments**

Pin	Name	Туре	Function
1	EN-SEL	Input	Enable Polarity Select
2	D	Input	Data Input
3	$V_{BB}$	Input	Reference Voltage
4	EN	Input	Output Enable
5	DIV-SEL	Input	Divide Select
6	Q	Output	Inverted PECL Output
7	Q	Output	PECL Output
8	V <sub>CC</sub>	Power	Positive Supply
9	$V_{\text{EE}}$	Power	Negative Supply



### **PART ORDERING INFORMATION**

Part Number	Package	Marking
CTSLV392NG	MLP8	P1G / YWW

