Freescale Semiconductor

Data Sheet: Advance Information

Document Number: MPC5646C Rev.6, 02/2014

MPC5646C





208-pin LQFP (28 mm x 28 mm)

MPC5646C Microcontroller Data Sheet

On-chip modules available within the family include the following features:

- e200z4d dual issue, 32-bit core Power Architecture[®] compliant CPU
 - Up to 120 MHz
 - 4 KB, 2/4-Way Set Associative Instruction Cache
 - Variable length encoding (VLE)
 - Embedded floating-point (FPU) unit
 - Supports Nexus3+
- e200z0h single issue, 32-bit core Power Architecture compliant CPU
 - Up to 80 MHz
 - Variable length encoding (VLE)
 - Supports Nexus3+
- Up to 3 MB on-chip flash memory: flash page buffers to improve access time
- Up to 256 KB on-chip SRAM
- 64 KB on-chip data flash memory to support EEPROM emulation
- Up to 16 semaphores across all slave ports
- User selectable MBIST
- Low-power modes supported: STOP, HALT, STANDBY
- 16 region Memory Protection Unit (MPU)
- Dual-core Interrupt Controller (INTC). Interrupt sources can be routed to



e200z4d, e200z0h, or both.

- Crossbar switch architecture for concurrent access to peripherals, flash memory, and SRAM from multiple bus masters
- 32 channel eDMA controller with DMAMUX
- Timer supports input/output channels providing 16-bit input capture, output compare, and PWM functions (eMIOS)
- 2 analog-to-digital converters (ADC): one 10-bit and one 12-bit
- Cross Trigger Unit (CTU) to enable synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
- Up to 8 serial peripheral interface (DSPI) modules
- Up to 10 serial communication interface (LINFlex) modules
- Up to 6 full CAN (FlexCAN) modules with 64 MBs each
- CAN Sampler to catch ID of CAN message
- 1 inter IC communication interface (I²C) module
- Up to 177 (LQFP) or 199 (BGA) configurable general purpose I/O pins
- 1 System Timer Module (STM) with four 32-bit compare channels
- Up to 8 periodic interrupt timers (PIT) with 32-bit counter resolution

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2009-2014. All rights reserved.



Table of Contents

	Introd	duction
	1.1	Document Overview4
	1.2	Description
2	Block	diagram
3	Packa	age pinouts and signal descriptions
	3.1	Pad types
	3.2	System pins14
	3.3	Functional ports14
4	Elect	rical Characteristics41
	4.1	Parameter classification
	4.2	NVUSRO register
		4.2.1 NVUSRO [PAD3V5V(0)] field description42
		4.2.2 NVUSRO [PAD3V5V(1)] field description42
	4.3	Absolute maximum ratings
	4.4	Recommended operating conditions
	4.5	Thermal characteristics
		4.5.1 Package thermal characteristics
		4.5.2 Power considerations
	4.6	I/O pad electrical characteristics
		4.6.1 I/O pad types
		4.6.2 I/O input DC characteristics
		4.6.3 I/O output DC characteristics
		4.6.4 Output pin transition times
		4.6.5 I/O pad current specification53
	4.7	RESET electrical characteristics
	4.8	Power management electrical characteristics
		4.8.1 Voltage regulator electrical characteristics57
		4.8.2 VDD_BV options
		4.8.3 Voltage monitor electrical characteristics 60
	4.9	Low voltage domain power consumption61
	4.10	Flash memory electrical characteristics
		4.10.1 Program/Erase characteristics
		4.10.2 Flash memory power supply DC characteristics65
		4.10.3 Flash memory start-up/switch-off timings66
	4.11	Electromagnetic compatibility (EMC) characteristics66
		4.11.1 Designing hardened software to avoid noise

		problems
		4.11.2 Electromagnetic interference (EMI) 67
		4.11.3 Absolute maximum ratings (electrical sensitivity)67
	4.12	Fast external crystal oscillator (4–40 MHz) electrical
		characteristics
	4.13	Slow external crystal oscillator (32 kHz) electrical
		characteristics
	4.14	FMPLL electrical characteristics
	4.15	Fast internal RC oscillator (16 MHz) electrical
		characteristics
	4.16	Slow internal RC oscillator (128 kHz) electrical
		characteristics
	4.17	ADC electrical characteristics
		4.17.1 Introduction
	4.18	Fast Ethernet Controller
		4.18.1 MII Receive Signal Timing (RXD[3:0], RX_DV,
		RX_ER, and RX_CLK)
		4.18.2 MII Transmit Signal Timing (TXD[3:0], TX_EN,
		TX ER, TX CLK)
		4.18.3 MII Async Inputs Signal Timing (CRS and COL)88
		4.18.4 MII Serial Management Channel Timing (MDIO and
		MDC)89
	4.19	On-chip peripherals
		4.19.1 Current consumption
		4.19.2 DSPI characteristics
		4.19.3 Nexus characteristics
		4.19.4 JTAG characteristics
5	Pack	age characteristics
Ŭ	5.1	Package mechanical data
		5.1.1 176 LQFP package mechanical drawing 105
		5.1.2 208 LQFP package mechanical drawing 108
		5.1.3 256 MAPBGA package mechanical drawing . 113
6	Orde	ring information
7		sion history
	1.0011	

Other Features

- System clocks sources
 - 4–40 MHz external crystal oscillator
 - 16 MHz internal RC oscillator
 - FMPLL
 - Additionally, there are two low power oscillators: 128 kHz internal RC oscillator, 32 kHz external crystal oscillator
- Real Time Counter (RTC) with clock source from internal 128 kHz or 16 MHz oscillators or external 4–40 MHz crystal
 - Supports autonomous wake-up with 1 ms resolution with max timeout of 2 seconds
 - Optional support from external 32 kHz crystal oscillator, supporting wake-up with 1 second resolution and max timeout of 1 hour
- 1 Real Time Interrupt (RTI) with 32-bit counter resolution
- 1 Safety Enhanced Software Watchdog Timer (SWT) that supports keyed functionality
- 1 dual-channel FlexRay Controller with 128 message buffers
- 1 Fast Ethernet Controller (FEC)
- On-chip voltage regulator (VREG)
- Cryptographic Services Engine (CSE)
- Offered in the following standard package types:
 - 176-pin LQFP, 24 \times 24 mm, 0.5 mm Lead Pitch
 - 208-pin LQFP, 28 \times 28 mm, 0.5 mm Lead Pitch
 - 256-ball MAPBGA, 17 \times 17mm, 1.0 mm Lead Pitch

1 Introduction

1.1 Document Overview

This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the MPC5646C device. To ensure a complete understanding of the device functionality, refer also to the MPC5646C Reference Manual.

1.2 Description

The MPC5646C is a new family of next generation microcontrollers built on the Power Architecture embedded category. This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the device.

The MPC5646C family expands the range of the MPC560xB microcontroller family. It provides the scalability needed to implement platform approaches and delivers the performance required by increasingly sophisticated software architectures. The advanced and cost-efficient host processor core of the MPC5646C automotive controller family complies with the Power Architecture embedded category, which is 100 percent user-mode compatible with the original Power Architecture user instruction set architecture (UISA). It operates at speeds of up to 120 MHz and offers high performance processing optimized for low power consumption. It also capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.

Table 1. MPC5646C family comparison¹

Feature		MPC5	5644B	М	PC5644	IC	MPC	5645B	М	PC5645	С	MPC	5646B	М	PC5646	C
Package		176 LQFP	208 LQFP	176 LQFP	208 LQFP	256 BGA	176 LQFP	208 LQFP	176 LQFP	208 LQFP	256 BGA	176 LQFP	208 LQFP	176 LQFP	208 LQFP	256 BGA
CPU		e200z4d		e200z4d + e200z0h		e200z4d		e200z4d + e200z0h			e200z4d		e200z4d + e200z		200z0h	
Execution speed ²	I	Up to 12 (e200	20 MHz Dz4d)	Up to 120 MHz (e200z4d) Up to 80 MHz (e200z0h) ³				20 MHz 0z4d)	Up	Up to 120 MHz (e200z4d) Up to 80 MHz (e200z0h) ³			20 MHz Oz4d)	Up	/Hz ł) IHz) ³	
Code flash memory				1.5 MB					2 MB					3 MB		
Data flash memory									4 x16 KE	3		•				
SRAM		128	KB		192 KB		160	KB		256 KB		192	KB		256 KB	
MPU									16-entry	'						
eDMA ⁴									32 ch							
10-bit ADC																
dedica	ted ^{5,6}	27 ch	33 ch	27 ch	33	ch	27 ch	33 ch	27 ch	33	ch	27 ch	33 ch	27 ch	33	ch
share 12-bit	ed with ADC ⁷	19 ch														
12-bit ADC																
dedi	cated ⁸	5 ch	10 ch	5 ch	10	ch	5 ch	10 ch	5 ch	10	ch	5 ch	10 ch	5 ch	10	ch
share 10-bit	ed with ADC ⁷								19 ch							
CTU									64 ch							
Total timer I/O ⁹ eMIC	DS							64	l ch, 16-	bit						
SCI (LINFlexD)		10														
SPI (DSPI)		8														
CAN (FlexCAN) ¹⁰		6														
FlexRay									Yes							
STCU ¹¹									Yes							

Table 1. MPC5646C family comparison¹ (continued)

Feature	MPC5	5644B	м	PC5644	1C	MPC	5645B	М	PC5645	5C	MPC	5646B	М	PC5646	SC
Package	176 LQFP	208 LQFP	176 LQFP	208 LQFP	256 BGA	176 LQFP	208 LQFP	176 LQFP	208 LQFP	256 BGA	176 LQFP	208 LQFP	176 LQFP	208 LQFP	256 BGA
Ethernet	N	ю		Yes	•	Ν	о		Yes	•	N	lo		Yes	
I ² C								1							
32 kHz oscillator (SXOSC)								Yes							
GPIO ¹²	147	177	147	177	199	147	177	147	177	199	147	177	147	177	199
Debug		JT	AG		Nexus 3+		JT	AG		Nexus 3+		JT	٩G	1	Nexus 3+
Cryptographic Services Engine (CSE)								Optional	l	•					

NOTES:

¹ Feature set dependent on selected peripheral multiplexing; table shows example.

² Based on 125 °C ambient operating temperature and subject to full device characterisation.

³ The e200z0h can run at speeds up to 80 MHz. However, if system frequency is >80 MHz (e.g., e200z4d running at 120 MHz) the e200z0h needs to run at 1/2 system frequency. There is a configurable e200z0 system clock divider for this purpose.

⁴ DMAMUX also included that allows for software selection of 32 out of a possible 57 sources.

⁵ Not shared with 12-bit ADC, but possibly shared with other alternate functions.

⁶ There are 23 dedicated ANS plus 4 dedicated ANX channels on LQPF176. For higher pin count packages, there are 29 dedicated ANS plus 4 dedicated ANX channels.

⁷ 16x precision channels (ANP) and 3x standard (ANS).

⁸ Not shared with 10-bit ADC, but possibly shared with other alternate functions.

⁹ As a minimum, all timer channels can function as PWM or Input Capture and Output Control. Refer to the eMIOS section of the device reference manual for information on the channel configuration and functions.

¹⁰ CAN Sampler also included that allows ID of CAN message to be captured when in low power mode.

¹¹ STCU controls MBIST activation and reporting.

¹² Estimated I/O count for proposed packages based on multiplexing with peripherals.

2 Block diagram

Figure 1 shows the detailed block diagram of the MPC5646C.



 Notes:
 1) 10 dedicated channels plus up to 19 shared channels. See the device-comparison table.

 2) Package dependent. 27 or 33 dedicated channels plus up to 19 shared channels. See the device-comparison table.

 3) 16 x precision channels (ANP) are mapped on input only I/O cells.



Block diagram

Table 2 summarizes the functions of the blocks present on the MPC5646C.Table 2. MPC5646C series block summary

Block	Function
Analog-to-digital converter (ADC)	Converts analog voltages to digital values
Boot assist module (BAM)	A block of read-only memory containing VLE code which is executed according to the boot mode of the device
Clock monitor unit (CMU)	Monitors clock source (internal and external) integrity
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
Cryptographic Security Engine (CSE)	Supports the encoding and decoding of any kind of data
Crossbar (XBAR) switch	Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width
DMA Channel Multiplexer (DMAMUX)	Allows to route DMA sources (called slots) to DMA channels
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices
Error Correction Status Module (ECSM)	Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes
Enhanced Direct Memory Access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via "n" programmable channels.
Enhanced modular input output system (eMIOS)	Provides the functionality to generate or measure events
Flash memory	Provides non-volatile storage for program code, constants and variables
FlexCAN (controller area network)	Supports the standard CAN communications protocol
FMPLL (frequency-modulated phase-locked loop)	Generates high-speed system clocks and supports programmable frequency modulation
FlexRay (FlexRay communication controller)	Provides high-speed distributed control for advanced automotive applications
Fast Ethernet Controller (FEC)	Ethernet Media Access Controller (MAC) designed to support both 10 and 100 Mbps Ethernet/IEEE 802.3 networks
Internal multiplexer (IMUX) SIUL subblock	Allows flexible mapping of peripheral interface on the different pins of the device
Inter-integrated circuit (I ² C [™]) bus	A two wire bidirectional serial bus that provides a simple and efficient method of data exchange between devices
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests for both e200z0h and e200z4d cores
JTAG controller	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode

Block	Function
LinFlexD (Local Interconnect Network Flexible with DMA support)	Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load
Memory protection unit (MPU)	Provides hardware access control for all memory references generated in a device
Clock generation module (MC_CGM)	Provides logic and control required for the generation of system and peripheral clocks
Power control unit (MC_PCU)	Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called "power domains" which are controlled by the PCU
Reset generation module (MC_RGM)	Centralizes reset sources and manages the device reset sequence of the device
Mode entry module (MC_ME)	Provides a mechanism for controlling the device operational mode and modetransition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications
Non-Maskable Interrupt (NMI)	Handles external events that must produce an immediate response, such as power down detection
Nexus Development Interface (NDI)	Provides real-time development capabilities for e200z0h and e200z4d core processor
Periodic interrupt timer/ Real Time Interrupt Timer (PIT_RTI)	Produces periodic interrupts and triggers
Real-time counter (RTC/API)	A free running counter used for time keeping applications, the RTC can be configured to generate an interrupt at a predefined interval independent of the mode of operation (run mode or low-power mode). Supports autonomous periodic interrupt (API) function to generate a periodic wakeup request to exit a low power mode or an interrupt request
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
System integration unit lite (SIUL)	Provides control over all the electrical pad controls and up 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration
System status and configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)	Provides a set of output compare events to support AutoSAR and operating system tasks
Semaphores	Provides the hardware support needed in multi-core systems for sharing resources and provides a simple mechanism to achieve lock/unlock operations via a single write access.
Wake Unit (WKPU)	Supports external sources that can generate interrupts or wakeup events, of which can cause non-maskable interrupt requests or wakeup events.

3 Package pinouts and signal descriptions

The available LQFP pinouts and the MAPBGA ballmaps are provided in the following figures. For functional port pin description, see Table 4.



Figure 2. 176-pin LQFP configuration



NOTE 1) VDD_HV_B supplies the IO voltage domain for the pins PE[12], PA[11], PA[10], PA[9], PA[8], PA[7], PE[13], PF[14], PF[15], PG[0], PG[1], PH[3], PH[2], PH[1], PH[0], PG[12], PG[13], and PA[3]. 2) Availability of port pin alternate functions depends on product selection.

Figure 3. 208-pin LQFP configuration

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
A	PC[15]	PB[2]	PC[13]	PI[1]	PE[7]	PH[8]	PE[2]	PE[4]	PC[4]	PE[3]	PH[9]	PI[4]	PH[11]	PE[14]	PA[10]	PG[11]	A
в	PH[13]	PC[14]	PC[8]	PC[12]	PI[3]	PE[6]	PH[5]	PE[5]	PC[5]	PC[0]	PC[2]	PH[12]	PG[10]	PA[11]	PA[9]	PA[8]	В
С	PH[14]	VDD_HV _A	PC[9]	PL[0]	PI[0]	PH[7]	PH[6]	VSS_LV	VDD_HV _A	PA[5]	PC[3]	PE[15]	PG[14]	PE[12]	PA[7]	PE[13]	С
D	PG[5]	PI[6]	PJ[4]	PB[3]	PK[15]	PI[2]	PH[4]	VDD_LV	PC[1]	PH[10]	PA[6]	PI[5]	PG[15]	PF[14]	PF[15]	PH[2]	[
E	PG[3]	PI[7]	PH[15]	PG[2]			I	I	I			I	PG[0]	PG[1]	PH[0]	VDD_HV _A	E
F	PA[2]	PG[4]	PA[1]	PE[1]									PH[1]	PH[3]	PG[12]	PG[13]	I
G	PE[8]	PE[0]	PE[10]	PA[0]			VSS_HV	VSS_HV	VSS_HV	VSS_HV			VDD_HV _B	PI[13]	PI[12]	PA[3]	(
н	PE[9]	VDD_HV _A	PE[11]	PK[1]			VSS_LV	VSS_HV	VSS_HV	VSS_HV			VDD_HV _A	VDD_LV	VSS_LV	PI[11]	ŀ
J	VSS_HV	VRC_CT RL	VDD_LV	PG[9]			VSS_LV	VSS_LV	VSS_HV	VSS_HV			PD[15]	PI[8]	PI[9]	PI[10]	
к	RESET	VSS_LV	PG[8]	PC[11]			VSS_LV	VSS_LV	VSS_LV	VDD_LV			PD[14]	PD[13]	PB[14]	PB[15]	I
L	PC[10]	PG[7]	PB[0]	PK[2]							l		PD[12]	PB[12]	PB[13]	VDD_HV _ADC1	I
м	PG[6]	PB[1]	PK[4]	PF[9]									PB[11]	PD[10]	PD[11]	VSS_HV _ADC1	r
N	PK[3]	PF[8]	PC[6]	PC[7]	PJ[13]	VDD_HV _A	PB[10]	PF[6]	VDD_HV _A	PJ[1]	PD[2]	PJ[5]	PB[5]	PB[6]	PJ[6]	PD[9]	r
Ρ	PF[12]	PF[10]	PF[13]	PA[14]	PJ[9]	PA[12]	PF[0]	PF[5]	PF[7]	PJ[3]	PI[15]	PD[4]	PD[7]	PD[8]	PJ[8]	PJ[7]	I
R	PF[11]	PA[15]	PJ[11]	PJ[15]	PA[13]	PF[2]	PF[3]	PF[4]	VDD_LV	PJ[2]	PJ[0]	PD[0]	PD[3]	PD[6]	VDD_HV _ADC0	PB[7]	I
т	PJ[12]	PA[4]	PK[0]	PJ[14]	PJ[10]	PF[1]	XTAL	EXTAL	VSS_LV	PB[9]	PB[8]	PI[14]	PD[1]	PD[5]	VSS_HV _ADC0	PB[4]	
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

Notes:

1) VDD_HV_B supplies the IO voltage domain for the pins PE[12], PA[11], PA[10], PA[9], PA[8], PA[7], PE[13], PF[14], PF[15], PG[0], PG[1], PH[3], PH[2], PH[1], PH[0], PG[12], PG[13], and PA[3]. 2) Availability of port pin alternate functions depends on product selection.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
A	PC[15]	PB[2]	PC[13]	PI[1]	PE[7]	PH[8]	PE[2]	PE[4]	PC[4]	PE[3]	PH[9]	PI[4]	PH[11]	PE[14]	PA[10]	PG[11]
в	PH[13]	PC[14]	PC[8]	PC[12]	PI[3]	PE[6]	PH[5]	PE[5]	PC[5]	PC[0]	PC[2]	PH[12]	PG[10]	PA[11]	PA[9]	PA[8]
с	PH[14]	VDD_HV_ A	PC[9]	PL[0]	PI[0]	PH[7]	PH[6]	VSS_LV	VDD_HV_ A	PA[5]	PC[3]	PE[15]	PG[14]	PE[12]	PA[7]	PE[13]
D	PG[5]	PI[6]	PJ[4]	PB[3]	PK[15]	PI[2]	PH[4]	VDD_LV	PC[1]	PH[10]	PA[6]	PI[5]	PG[15]	PF[14]	PF[15]	PH[2]
E	PG[3]	PI[7]	PH[15]	PG[2]	VDD_LV	VSS_LV	PK[10]	PK[9]	PM[1]	PM[0]	PL[15]	PL[14]	PG[0]	PG[1]	PH[0]	VDD_HV_ A
F	PA[2]	PG[4]	PA[1]	PE[1]	PL[2]	PM[6]	PL[1]	PK[11]	PM[5]	PL[13]	PL[12]	PM[2]	PH[1]	PH[3]	PG[12]	PG[13]
G	PE[8]	PE[0]	PE[10]	PA[0]	PL[3]	VSS_HV	VSS_HV	VSS_HV	VSS_HV	VSS_HV	VSS_HV	PK[12]	VDD_HV_ B	PI[13]	PI[12]	PA[3]
1	PE[9]	VDD_HV_ A	PE[11]	PK[1]	PL[4]	VSS_LV	VSS_LV	VSS_HV	VSS_HV	VSS_HV	VSS_HV	PK[13]	VDD_HV_ A	VDD_LV	VSS_LV	PI[11]
J	VSS_HV	VRC_CTR	VDD_LV	PG[9]	PL[5]	VSS_LV	VSS_LV	VSS_LV	VSS_HV	VSS_HV	VSS_HV	PK[14]	PD[15]	PI[8]	PI[9]	PI[10]
	RESET	VSS_LV	PG[8]	PC[11]	PL[6]	VSS_LV	VSS_LV	VSS_LV	VSS_LV	VDD_LV	VDD_LV	PM[3]	PD[14]	PD[13]	PB[14]	PB[15]
-	PC[10]	PG[7]	PB[0]	PK[2]	PL[7]	VSS_LV	VSS_LV	VSS_LV	VSS_LV	VDD_LV	VDD_LV	PM[4]	PD[12]	PB[12]	PB[13]	VDD_HV_ ADC1
1	PG[6]	PB[1]	PK[4]	PF[9]	PK[5]	PK[6]	PK[7]	PK[8]	PL[8]	PL[9]	PL[10]	PL[11]	PB[11]	PD[10]	PD[11]	VSS_HV_ ADC1
1	PK[3]	PF[8]	PC[6]	PC[7]	PJ[13]	VDD_HV_ A	PB[10]	PF[6]	VDD_HV_ A	PJ[1]	PD[2]	PJ[5]	PB[5]	PB[6]	PJ[6]	PD[9]
,	PF[12]	PF[10]	PF[13]	PA[14]	PJ[9]	PA[12]	PF[0]	PF[5]	PF[7]	PJ[3]	PI[15]	PD[4]	PD[7]	PD[8]	PJ[8]	PJ[7]
ł	PF[11]	PA[15]	PJ[11]	PJ[15]	PA[13]	PF[2]	PF[3]	PF[4]	VDD_LV	PJ[2]	PJ[0]	PD[0]	PD[3]	PD[6]	VDD_HV_ ADC0	PB[7]
	PJ[12]	PA[4]	PK[0]	PJ[14]	PJ[10]	PF[1]	XTAL	EXTAL	VSS_LV	PB[9]	PB[8]	PI[14]	PD[1]	PD[5]	VSS_HV_ ADC0	PB[4]
L	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

Notes:

1) VDD_HV_B supplies the IO voltage domain for the pins PE[12], PA[11], PA[10], PA[9], PA[8], PA[7], PE[13], PF[14], PF[15], PG[0], PG[1], PH[3], PH[2], PH[1], PH[0], PG[12], PG[13], PA[3], PM[3], and PM[4]. 2)Availability of port pin alternate functions depends on product selection.

Figure 4. 256-pin BGA configuration

3.1 Pad types

In the device the following types of pads are available for system pins and functional port pins:

 $S = Slow^1$

 $M = Medium^{1, 2}$

1. See the I/O pad electrical characteristics in the device data sheet for details.

^{2.} All medium and fast pads are in slow configuration by default at reset and can be configured as fast or medium. For example, Fast/Medium pad will be Medium by default at reset. Similarly, Slow/Medium pad will be Slow by default. Only exception is PC[1] which is in medium configuration by default (refer to PCR.SRC in the reference manual, Pad Configuration Registers (PCR0—PCR198)).

 $F = Fast^{1, 2}$

I = Input only with analog feature¹

A = Analog

3.2 System pins

The system pins are listed in Table 3.

Table 3. System pin descriptions

					Pi	in numb	er
Port pin	Function	I/O direction	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
RESET	Bidirectional reset with Schmitt-Trigger characteristics and noise filter.	I/O	М	Input, weak pull-up only after PHASE2	29	29	K1
EXTAL	Analog input of the oscillator amplifier circuit. Needs to be grounded if oscillator bypass mode is used.	I	A ¹	_	58	74	Τ8
XTAL	Analog output of the oscillator amplifier circuit, when the oscillator is not in bypass mode. Analog input for the clock generator when the oscillator is in bypass mode.	I/O	A ¹	_	56	72	T7

NOTES:

For analog pads, it is not recommended to enable IBE if APC is enabled to avoid extra current in middle range voltage.

3.3 Functional ports

The functional port pins are listed in Table 4.

								Pir	n numbe	er
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PA[0]	PCR[0]	AF0 AF1 AF2 AF3 —	GPIO[0] E0UC[0] CLKOUT E0UC[13] WKPU[19] CAN1RX	SIUL eMIOS_0 MC_CGM eMIOS_0 WKPU FlexCAN_1	I/O I/O I/O I I	M/S	Tristate	24	24	G4
PA[1]	PCR[1]	AF0 AF1 AF2 AF3 — — —	GPIO[1] E0UC[1] — WKPU[2] CAN3RX NMI[0] ³	SIUL eMIOS_0 — WKPU FlexCAN_3 WKPU	/O /O 	S	Tristate	19	19	F3
PA[2]	PCR[2]	AF0 AF1 AF2 AF3 —	GPIO[2] E0UC[2] — MA[2] WKPU[3] NMI[1] ³	SIUL eMIOS_0 — ADC_0 WKPU WKPU	/O /O — 0 	S	Tristate	17	17	F1
PA[3]	PCR[3]	AF0 AF1 AF2 AF3 — —	GPIO[3] E0UC[3] LIN5TX CS4_1 RX_ER_CLK EIRQ[0] ADC1_S[0]	SIUL eMIOS_0 LINFlexD_5 DSPI_1 FEC SIUL ADC_1	I/O I/O O I I I	M/S	Tristate	114	138	G16
PA[4]	PCR[4]	AF0 AF1 AF2 AF3 — —	GPIO[4] E0UC[4] — CS0_1 LIN5RX WKPU[9]	SIUL eMIOS_0 DSPI_1 LINFlexD_5 WKPU	/O /O /O 	S	Tristate	51	61	T2
PA[5]	PCR[5]	AF0 AF1 AF2	GPIO[5] E0UC[5] LIN4TX	SIUL eMIOS_0 LINFlexD_4	I/O I/O O	M/S	Tristate	146	170	C10
PA[6]	PCR[6]	AF0 AF1 AF2 AF3 — —	GPIO[6] E0UC[6] — CS1_1 LIN4RX EIRQ[1]	SIUL eMIOS_0 DSPI_1 LINFlexD_4 SIUL	/O /O — 0 	S	Tristate	147	171	D11

Table 4. Functional port pin	descriptions
------------------------------	--------------

								Pir	n numbe	ər
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PA[7]	PCR[7]	AF0 AF1 AF2 AF3 — —	GPIO[7] E0UC[7] LIN3TX — RXD[2] EIRQ[2] ADC1_S[1]	SIUL eMIOS_0 LINFlexD_3 — FEC SIUL ADC_1	I/O I/O 	M/S	Tristate	128	152	C15
PA[8]	PCR[8]	AF0 AF1 AF2 AF3 — — — —	GPIO[8] E0UC[8] E0UC[14] — RXD[1] EIRQ[3] ABS[0] LIN3RX	SIUL eMIOS_0 eMIOS_0 FEC SIUL MC_RGM LINFlexD_3	/O /O /O 	M/S	Input, weak pull-up	129	153	B16
PA[9]	PCR[9]	AF0 AF1 AF2 AF3 —	GPIO[9] E0UC[9] — CS2_1 RXD[0] FAB	SIUL eMIOS_0 — DSPI1 FEC MC_RGM	/O /O — 0 	M/S	Pull- down	130	154	B15
PA[10]	PCR[10]	AF0 AF1 AF2 AF3 — — —	GPIO[10] E0UC[10] SDA LIN2TX COL ADC1_S[2] SIN_1	SIUL eMIOS_0 I ² C LINFlexD_2 FEC ADC_1 DSPI_1	/O /O /O 0 	M/S	Tristate	131	155	A15
PA[11]	PCR[11]	AF0 AF1 AF2 AF3 — — — —	GPIO[11] E0UC[11] SCL RX_ER EIRQ[16] LIN2RX ADC1_S[3]	SIUL eMIOS_0 I ² C FEC SIUL LINFlexD_2 ADC_1	/O /O /O 	M/S	Tristate	132	156	B14
PA[12]	PCR[12]	AF0 AF1 AF2 AF3 —	GPIO[12] — E0UC[28] CS3_1 EIRQ[17] SIN_0	SIUL — eMIOS_0 DSPI1 SIUL DSPI_0	/O /O O I I I	S	Tristate	53	69	P6

Table 4. Functional	port pin	descriptions	(continued)
---------------------	----------	--------------	-------------

								Pir	n numbe	er
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PA[13]	PCR[13]	AF0 AF1 AF2 AF3	GPIO[13] SOUT_0 E0UC[29] —	SIUL DSPI_0 eMIOS_0 —	I/O O I/O —	M/S	Tristate	52	66	R5
PA[14]	PCR[14]	AF0 AF1 AF2 AF3 —	GPIO[14] SCK_0 CS0_0 E0UC[0] EIRQ[4]	SIUL DSPI_0 DSPI_0 eMIOS_0 SIUL	I/O I/O I/O I/O I	M/S	Tristate	50	58	P4
PA[15]	PCR[15]	AF0 AF1 AF2 AF3 —	GPIO[15] CS0_0 SCK_0 E0UC[1] WKPU[10]	SIUL DSPI_0 DSPI_0 eMIOS_0 WKPU	I/O I/O I/O I/O I	M/S	Tristate	48	56	R2
PB[0]	PCR[16]	AF0 AF1 AF2 AF3	GPIO[16] CAN0TX E0UC[30] LIN0TX	SIUL FlexCAN_0 eMIOS_0 LINFlexD_0	I/O O I/O I	M/S	Tristate	39	39	L3
PB[1]	PCR[17]	AF0 AF1 AF2 — —	GPIO[17] — E0UC[31] LIN0RX WKPU[4] CAN0RX	SIUL — eMIOS_0 LINFlexD_0 WKPU FlexCAN_0	/O /O 	S	Tristate	40	40	M2
PB[2]	PCR[18]	AF0 AF1 AF2 AF3	GPIO[18] LIN0TX SDA E0UC[30]	SIUL LINFlexD_0 I ² C eMIOS_0	I/O O I/O I/O	M/S	Tristate	176	208	A2
PB[3]	PCR[19]	AF0 AF1 AF2 AF3 —	GPIO[19] E0UC[31] SCL WKPU[11] LIN0RX	SIUL eMIOS_0 I ² C WKPU LINFlexD_0	/O /O /O 	S	Tristate	1	1	D4
PB[4]	PCR[20]	AF0 AF1 AF2 AF3 —	GPI[20] — — — ADC0_P[0] ADC1_P[0]	SIUL — — ADC_0 ADC_1	 - 	I	Tristate	88	104	T16

								Pir	n numbe	er
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PB[5]	PCR[21]	AF0 AF1 AF2 AF3 —	GPI[21] — — — ADC0_P[1] ADC1_P[1]	SIUL — — ADC_0 ADC_1	 	I	Tristate	91	107	N13
PB[6]	PCR[22]	AF0 AF1 AF2 AF3 —	GPI[22] — — — ADC0_P[2] ADC1_P[2]	SIUL — — ADC_0 ADC_1	 	I	Tristate	92	108	N14
PB[7]	PCR[23]	AF0 AF1 AF2 AF3 —	GPI[23] — — — ADC0_P[3] ADC1_P[3]	SIUL — — ADC_0 ADC_1	 - 	I	Tristate	93	109	R16
PB[8]	PCR[24]	AF0 AF1 AF2 AF3 — — — —	GPI[24] — — ADC0_S[0] ADC1_S[4] WKPU[25] OSC32k_XTAL ⁴	SIUL — — ADC_0 ADC_1 WKPU SXOSC		I	_	61	77	T11
PB[9] ⁵	PCR[25]	AF0 AF1 AF2 AF3 — — — —	GPI[25] — — ADC0_S[1] ADC1_S[5] WKPU[26] OSC32k_EXTAL ⁴	SIUL — — ADC_0 ADC_1 WKPU SXOSC	 - 	I	_	60	76	T10
PB[10]	PCR[26]	AF0 AF1 AF2 AF3 — — —	GPIO[26] SOUT_1 CAN3TX — ADC0_S[2] ADC1_S[6] WKPU[8]	SIUL DSPI_1 FlexCAN_3 ADC_0 ADC_1 WKPU	I/O O — I I I	S	Tristate	62	78	N7

 Table 4. Functional port pin descriptions (continued)

								Pir	n numbe	er
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PB[11]	PCR[27]	AF0 AF1 AF2 AF3	GPIO[27] E0UC[3] — CS0_0 ADC0_S[3]	SIUL eMIOS_0 DSPI_0 ADC_0	I/O I/O I/O I	S	Tristate	97	117	M13
PB[12]	PCR[28]	AF0 AF1 AF2 AF3 —	GPIO[28] E0UC[4] CS1_0 ADC0_X[0]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — 0 I	S	Tristate	101	123	L14
PB[13]	PCR[29]	AF0 AF1 AF2 AF3 —	GPIO[29] E0UC[5] — CS2_0 ADC0_X[1]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — 0 I	S	Tristate	103	125	L15
PB[14]	PCR[30]	AF0 AF1 AF2 AF3 —	GPIO[30] E0UC[6] — CS3_0 ADC0_X[2]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — 0 I	S	Tristate	105	127	K15
PB[15]	PCR[31]	AF0 AF1 AF2 AF3 —	GPIO[31] E0UC[7] — CS4_0 ADC0_X[3]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — 0 I	S	Tristate	107	129	K16
PC[0] ⁶	PCR[32]	AF0 AF1 AF2 AF3	GPIO[32] — TDI —	SIUL — JTAGC —	I/O 	M/S	Input, weak pull-up	154	178	B10
PC[1] ⁶	PCR[33]	AF0 AF1 AF2 AF3	GPIO[33] — TDO —	SIUL — JTAGC —	I/O — O —	F/M	Tristate	149	173	D9
PC[2]	PCR[34]	AF0 AF1 AF2 AF3 —	GPIO[34] SCK_1 CAN4TX — EIRQ[5]	SIUL DSPI_1 FlexCAN_4 SIUL	I/O I/O O I	M/S	Tristate	145	169	B11

								Piı	n numbe	er
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PC[3]	PCR[35]	AF0 AF1 AF2 AF3 —	GPIO[35] CS0_1 MA[0] — CAN1RX CAN4RX	SIUL DSPI_1 ADC_0 FlexCAN_1 FlexCAN_4	I/O I/O O I	S	Tristate	144	168	C11
PC[4]	PCR[36]	— AF0 AF1 AF2 AF3 ALT4 — —	EIRQ[6] GPIO[36] E1UC[31] — FR_B_TX_EN SIN_1 CAN3RX EIRQ[18]	SIUL SIUL eMIOS_1 — Flexray DSPI_1 FlexCAN_3 SIUL	 /O /O 	M/S	Tristate	159	183	A9
PC[5]	PCR[37]	AF0 AF1 AF2 AF3 ALT4 —	GPIO[37] SOUT_1 CAN3TX — FR_A_TX EIRQ[7]	SIUL DSPI_1 FlexCAN_3 — Flexray SIUL	I/O O O O I	M/S	Tristate	158	182	B9
PC[6]	PCR[38]	AF0 AF1 AF2 AF3	GPIO[38] LIN1TX E1UC[28] —	SIUL LINFlexD_1 eMIOS_1 —	I/O O I/O —	S	Tristate	44	52	N3
PC[7]	PCR[39]	AF0 AF1 AF2 AF3 —	GPIO[39] — E1UC[29] — LIN1RX WKPU[12]	SIUL — eMIOS_1 — LINFlexD_1 WKPU	/O /O 	S	Tristate	45	53	N4
PC[8]	PCR[40]	AF0 AF1 AF2 AF3	GPIO[40] LIN2TX E0UC[3] —	SIUL LINFlexD_2 eMIOS_0 —	I/O O I/O —	S	Tristate	175	207	B3
PC[9]	PCR[41]	AF0 AF1 AF2 AF3 —	GPIO[41] — E0UC[7] — LIN2RX WKPU[13]	SIUL — eMIOS_0 — LINFlexD_2 WKPU	/O /O 	S	Tristate	2	2	C3

 Table 4. Functional port pin descriptions (continued)

								Pir	n numbe	ər
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PC[10]	PCR[42]	AF0 AF1 AF2 AF3	GPIO[42] CAN1TX CAN4TX MA[1]	SIUL FlexCAN_1 FlexCAN_4 ADC_0	I/O O O	M/S	Tristate	36	36	L1
PC[11]	PCR[43]	AF0 AF1 AF2 AF3 — — —	GPIO[43] — MA[2] CAN1RX CAN4RX WKPU[5]	SIUL ADC_0 FlexCAN_1 FlexCAN_4 WKPU	/O O I 	S	Tristate	35	35	K4
PC[12]	PCR[44]	AF0 AF1 AF2 AF3 ALT4 —	GPIO[44] E0UC[12] — FR_DBG[0] SIN_2 EIRQ[19]	SIUL eMIOS_0 — Flexray DSPI_2 SIUL	/O /O - 	M/S	Tristate	173	205	B4
PC[13]	PCR[45]	AF0 AF1 AF2 AF3 ALT4	GPIO[45] E0UC[13] SOUT_2 — FR_DBG[1]	SIUL eMIOS_0 DSPI_2 — Flexray	I/O I/O O O	M/S	Tristate	174	206	A3
PC[14]	PCR[46]	AF0 AF1 AF2 AF3 ALT4 —	GPIO[46] E0UC[14] SCK_2 — FR_DBG[2] EIRQ[8]	SIUL eMIOS_0 DSPI_2 — Flexray SIUL	/O /O /O 	M/S	Tristate	3	3	B2
PC[15]	PCR[47]	AF0 AF1 AF2 AF3 ALT4	GPIO[47] E0UC[15] CS0_2 — FR_DBG[3] EIRQ[20]	SIUL eMIOS_0 DSPI_2 — Flexray SIUL	/O /O /O 0 	M/S	Tristate	4	4	A1
PD[0]	PCR[48]	AF0 AF1 AF2 AF3 	GPI[48] — — ADC0_P[4] ADC1_P[4] WKPU[27]	SIUL — — ADC_0 ADC_1 WKPU	 - 	Ι	Tristate	77	93	R12

.

								Pir	n numbe	er
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PD[1]	PCR[49]	AF0 AF1 AF2 AF3 — — —	GPI[49] — — ADC0_P[5] ADC1_P[5] WKPU[28]	SIUL — — ADC_0 ADC_1 WKPU	 - 	I	Tristate	78	94	T13
PD[2]	PCR[50]	AF0 AF1 AF2 AF3 —	GPI[50] — — ADC0_P[6] ADC1_P[6]	SIUL — — ADC_0 ADC_1	 - 	Ι	Tristate	79	95	N11
PD[3]	PCR[51]	AF0 AF1 AF2 AF3 —	GPI[51] — — ADC0_P[7] ADC1_P[7]	SIUL — — ADC_0 ADC_1	 - 	Ι	Tristate	80	96	R13
PD[4]	PCR[52]	AF0 AF1 AF2 AF3 —	GPI[52] — — ADC0_P[8] ADC1_P[8]	SIUL — — ADC_0 ADC_1	 - 	Ι	Tristate	81	97	P12
PD[5]	PCR[53]	AF0 AF1 AF2 AF3 —	GPI[53] — — ADC0_P[9] ADC1_P[9]	SIUL — — ADC_0 ADC_1	 - 	Ι	Tristate	82	98	T14
PD[6]	PCR[54]	AF0 AF1 AF2 AF3 	GPI[54] — — ADC0_P[10] ADC1_P[10]	SIUL — — ADC_0 ADC_1	 - 	Ι	Tristate	83	99	R14
PD[7]	PCR[55]	AF0 AF1 AF2 AF3 —	GPI[55] — — ADC0_P[11] ADC1_P[11]	SIUL — — ADC_0 ADC_1	 	I	Tristate	84	100	P13

 Table 4. Functional port pin descriptions (continued)

								Pir	n numbe	ər
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PD[8]	PCR[56]	AF0 AF1 AF2 AF3 —	GPI[56] — — ADC0_P[12] ADC1_P[12]	SIUL — — ADC_0 ADC_1	 	Ι	Tristate	87	103	P14
PD[9]	PCR[57]	AF0 AF1 AF2 AF3 —	GPI[57] — — ADC0_P[13] ADC1_P[13]	SIUL — — ADC_0 ADC_1	 - 	Ι	Tristate	94	114	N16
PD[10]	PCR[58]	AF0 AF1 AF2 AF3 —	GPI[58] — — — ADC0_P[14] ADC1_P[14]	SIUL — — ADC_0 ADC_1	 - 	Ι	Tristate	95	115	M14
PD[11]	PCR[59]	AF0 AF1 AF2 AF3 —	GPI[59] — — ADC0_P[15] ADC1_P[15]	SIUL — — ADC_0 ADC_1	 - 	Ι	Tristate	96	116	M15
PD[12]	PCR[60]	AF0 AF1 AF2 AF3 —	GPIO[60] CS5_0 E0UC[24] — ADC0_S[4]	SIUL DSPI_0 eMIOS_0 — ADC_0	I/O O I/O I	S	Tristate	100	120	L13
PD[13]	PCR[61]	AF0 AF1 AF2 AF3	GPIO[61] CS0_1 E0UC[25] — ADC0_S[5]	SIUL DSPI_1 eMIOS_0 — ADC_0	/O /O /O 	S	Tristate	102	124	K14
PD[14]	PCR[62]	AF0 AF1 AF2 AF3 ALT4 —	GPIO[62] CS1_1 E0UC[26] — FR_DBG[0] ADC0_S[6]	SIUL DSPI_1 eMIOS_0 — Flexray ADC_0	/O O /O O 	S	Tristate	104	126	K13

								Pir	n numbe	ər
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PD[15]	PCR[63]	AF0 AF1 AF2 AF3 ALT4	GPIO[63] CS2_1 E0UC[27] — FR_DBG[1]	SIUL DSPI_1 eMIOS_0 — Flexray	1/0 0/0 1/0 - 0	S	Tristate	106	128	J13
PE[0]	PCR[64]	— AF0 AF1 AF2 AF3 — —	ADC0_S[7] GPIO[64] E0UC[16] — CAN5RX WKPU[6]	ADC_0 SIUL eMIOS_0 FlexCAN_5 WKPU	 /O /O - 	S	Tristate	18	18	G2
PE[1]	PCR[65]	AF0 AF1 AF2 AF3	GPIO[65] E0UC[17] CAN5TX —	SIUL eMIOS_0 FlexCAN_5 —	I/O I/O O	M/S	Tristate	20	20	F4
PE[2]	PCR[66]	AF0 AF1 AF2 AF3 ALT4 —	GPIO[66] E0UC[18] — FR_A_TX_EN SIN_1 EIRQ[21]	SIUL eMIOS_0 — Flexray DSPI_1 SIUL	/O /O - 	M/S	Tristate	156	180	A7
PE[3]	PCR[67]	AF0 AF1 AF2 AF3 —	GPIO[67] E0UC[19] SOUT_1 — FR_A_RX WKPU[29]	SIUL eMIOS_0 DSPI_1 — Flexray WKPU	/O /O 	M/S	Tristate	157	181	A10
PE[4]	PCR[68]	AF0 AF1 AF2 AF3 ALT4 —	GPIO[68] E0UC[20] SCK_1 — FR_B_TX EIRQ[9]	SIUL eMIOS_0 DSPI_1 — Flexray SIUL	/O /O /O 	M/S	Tristate	160	184	A8
PE[5]	PCR[69]	AF0 AF1 AF2 AF3 —	GPIO[69] E0UC[21] CS0_1 MA[2] FR_B_RX WKPU[30]	SIUL eMIOS_0 DSPI_1 ADC_0 Flexray WKPU	/O /O /O 0 	M/S	Tristate	161	185	B8

Table 4. Functional port pir	descriptions (continued)
------------------------------	--------------------------

								Pir	n numbe	ər
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PE[6]	PCR[70]	AF0 AF1 AF2 AF3 —	GPIO[70] E0UC[22] CS3_0 MA[1] EIRQ[22]	SIUL eMIOS_0 DSPI_0 ADC_0 SIUL	I/O I/O O I	M/S	Tristate	167	191	B6
PE[7]	PCR[71]	AF0 AF1 AF2 AF3 —	GPIO[71] E0UC[23] CS2_0 MA[0] EIRQ[23]	SIUL eMIOS_0 DSPI_0 ADC_0 SIUL	I/O I/O O I	M/S	Tristate	168	192	A5
PE[8]	PCR[72]	AF0 AF1 AF2 AF3	GPIO[72] CAN2TX E0UC[22] CAN3TX	SIUL FlexCAN_2 eMIOS_0 FlexCAN_3	I/O O I/O O	M/S	Tristate	21	21	G1
PE[9]	PCR[73]	AF0 AF1 AF2 AF3 — —	GPIO[73] — E0UC[23] — WKPU[7] CAN2RX CAN3RX	SIUL — eMIOS_0 — WKPU FlexCAN_2 FlexCAN_3	/O /O 	S	Tristate	22	22	H1
PE[10]	PCR[74]	AF0 AF1 AF2 AF3 —	GPIO[74] LIN3TX CS3_1 E1UC[30] EIRQ[10]	SIUL LINFlexD_3 DSPI_1 eMIOS_1 SIUL	I/O O O I/O I	S	Tristate	23	23	G3
PE[11]	PCR[75]	AF0 AF1 AF2 AF3 —	GPIO[75] E0UC[24] CS4_1 — LIN3RX WKPU[14]	SIUL eMIOS_0 DSPI_1 LINFlexD_3 WKPU	/O /O 	S	Tristate	25	25	H3
PE[12]	PCR[76]	AF0 AF1 AF2 AF3 	GPIO[76] — E1UC[19] — CRS SIN_2 EIRQ[11] ADC1_S[7]	SIUL eMIOS_1 FEC DSPI_2 SIUL ADC_1	/O - /O 	M/S	Tristate	133	157	C14

								Pir	n numbe	ər
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PE[13]	PCR[77]	AF0 AF1 AF2 AF3 —	GPIO[77] SOUT_2 E1UC[20] — RXD[3]	SIUL DSPI_2 eMIOS_1 — FEC	I/O O I/O -	M/S	Tristate	127	151	C16
PE[14]	PCR[78]	AF0 AF1 AF2 AF3 —	GPIO[78] SCK_2 E1UC[21] — EIRQ[12]	SIUL DSPI_2 eMIOS_1 SIUL	I/O I/O I/O — I	M/S	Tristate	136	160	A14
PE[15]	PCR[79]	AF0 AF1 AF2 AF3	GPIO[79] CS0_2 E1UC[22] SCK_6	SIUL DSPI_2 eMIOS_1 DSPI_6	I/O I/O I/O I/O	M/S	Tristate	137	161	C12
PF[0]	PCR[80]	AF0 AF1 AF2 AF3 —	GPIO[80] E0UC[10] CS3_1 — ADC0_S[8]	SIUL eMIOS_0 DSPI_1 — ADC_0	I/O I/O O I	S	Tristate	63	79	P7
PF[1]	PCR[81]	AF0 AF1 AF2 AF3 —	GPIO[81] E0UC[11] CS4_1 — ADC0_S[9]	SIUL eMIOS_0 DSPI_1 — ADC_0	I/O I/O O I	S	Tristate	64	80	Т6
PF[2]	PCR[82]	AF0 AF1 AF2 AF3 —	GPIO[82] E0UC[12] CS0_2 — ADC0_S[10]	SIUL eMIOS_0 DSPI_2 — ADC_0	/O /O /O 	S	Tristate	65	81	R6
PF[3]	PCR[83]	AF0 AF1 AF2 AF3 —	GPIO[83] E0UC[13] CS1_2 — ADC0_S[11]	SIUL eMIOS_0 DSPI_2 ADC_0	/O /O - 	S	Tristate	66	82	R7
PF[4]	PCR[84]	AF0 AF1 AF2 AF3 —	GPIO[84] E0UC[14] CS2_2 — ADC0_S[12]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O I	S	Tristate	67	83	R8

Table 4. Functional port pir	descriptions (continued)
------------------------------	--------------------------

								Piı	n numbe	er
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PF[5]	PCR[85]	AF0 AF1 AF2 AF3	GPIO[85] E0UC[22] CS3_2 —	SIUL eMIOS_0 DSPI_2 —	I/O I/O —	S	Tristate	68	84	P8
PF[6]	PCR[86]	AF0 AF1 AF2 AF3 —	ADC0_S[13] GPIO[86] E0UC[23] CS1_1 — ADC0_S[14]	ADC_0 SIUL eMIOS_0 DSPI_1 — ADC_0	 /O /O 0 	S	Tristate	69	85	N8
PF[7]	PCR[87]	AF0 AF1 AF2 AF3 —	GPIO[87] — CS2_1 — ADC0_S[15]	SIUL DSPI_1 ADC_0	I/O — — — —	S	Tristate	70	86	P9
PF[8]	PCR[88]	AF0 AF1 AF2 AF3	GPIO[88] CAN3TX CS4_0 CAN2TX	SIUL FlexCAN_3 DSPI_0 FlexCAN_2	I/O O O O	M/S	Tristate	42	50	N2
PF[9]	PCR[89]	AF0 AF1 AF2 AF3 — — —	GPIO[89] E1UC[1] CS5_0 — CAN2RX CAN3RX WKPU[22]	SIUL eMIOS_1 DSPI_0 FlexCAN_2 FlexCAN_3 WKPU	/O /O - 	S	Tristate	41	49	M4
PF[10]	PCR[90]	AF0 AF1 AF2 AF3	GPIO[90] CS1_0 LIN4TX E1UC[2]	SIUL DSPI_0 LINFlexD_4 eMIOS_1	I/O O O I/O	M/S	Tristate	46	54	P2
PF[11]	PCR[91]	AF0 AF1 AF2 AF3 —	GPIO[91] CS2_0 E1UC[3] — LIN4RX WKPU[15]	SIUL DSPI_0 eMIOS_1 LINFlexD_4 WKPU	/O O /O 	S	Tristate	47	55	R1
PF[12]	PCR[92]	AF0 AF1 AF2 AF3	GPIO[92] E1UC[25] LIN5TX —	SIUL eMIOS_1 LINFlexD_5 —	I/O I/O O	M/S	Tristate	43	51	P1

								Pi	n numb	er
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PF[13]	PCR[93]	AF0 AF1 AF2 AF3 —	GPIO[93] E1UC[26] — LIN5RX WKPU[16]	SIUL eMIOS_1 LINFlexD_5 WKPU	/O /O 	S	Tristate	49	57	P3
PF[14]	PCR[94]	AF0 AF1 AF2 AF3 ALT4	GPIO[94] CAN4TX E1UC[27] CAN1TX MDIO	SIUL FlexCAN_4 eMIOS_1 FlexCAN_1 FEC	I/O O I/O I/O	M/S	Tristate	126	150	D14
PF[15]	PCR[95]	AF0 AF1 AF2 AF3 — — —	GPIO[95] E1UC[4] — RX_DV CAN1RX CAN4RX EIRQ[13]	SIUL eMIOS_1 FEC FlexCAN_1 FlexCAN_4 SIUL	/0 /0 - 	M/S	Tristate	125	149	D15
PG[0]	PCR[96]	AF0 AF1 AF2 AF3 ALT4	GPIO[96] CAN5TX E1UC[23] — MDC	SIUL FlexCAN_5 eMIOS_1 FEC	I/O O I/O — O	F	Tristate	122	146	E13
PG[1]	PCR[97]	AF0 AF1 AF2 AF3 — — —	GPIO[97] — E1UC[24] — TX_CLK CAN5RX EIRQ[14]	SIUL — eMIOS_1 — FEC FlexCAN_5 SIUL	/O /O 	М	Tristate	121	145	E14
PG[2]	PCR[98]	AF0 AF1 AF2 AF3	GPIO[98] E1UC[11] SOUT_3 —	SIUL eMIOS_1 DSPI_3 —	I/O I/O O	M/S	Tristate	16	16	E4
PG[3]	PCR[99]	AF0 AF1 AF2 AF3 —	GPIO[99] E1UC[12] CS0_3 — WKPU[17]	SIUL eMIOS_1 DSPI_3 — WKPU	/O /O /O 	S	Tristate	15	15	E1
PG[4]	PCR[100]	AF0 AF1 AF2 AF3	GPIO[100] E1UC[13] SCK_3 —	SIUL eMIOS_1 DSPI_3 —	I/O I/O I/O —	M/S	Tristate	14	14	F2

							Piı	n numb	er	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PG[5]	PCR[101]	AF0 AF1 AF2 AF3 —	GPIO[101] E1UC[14] — WKPU[18] SIN_3	SIUL eMIOS_1 — WKPU DSPI_3	/O /O 	S	Tristate	13	13	D1
PG[6]	PCR[102]	AF0 AF1 AF2 AF3	GPIO[102] E1UC[15] LIN6TX —	SIUL eMIOS_1 LINFlexD_6 —	I/O I/O O	M/S	Tristate	38	38	M1
PG[7]	PCR[103]	AF0 AF1 AF2 AF3 —	GPIO[103] E1UC[16] E1UC[30] — LIN6RX WKPU[20]	SIUL eMIOS_1 eMIOS_1 LINFlexD_6 WKPU	/O /O /O 	S	Tristate	37	37	L2
PG[8]	PCR[104]	AF0 AF1 AF2 AF3 —	GPIO[104] E1UC[17] LIN7TX CS0_2 EIRQ[15]	SIUL eMIOS_1 LINFlexD_7 DSPI_2 SIUL	I/O I/O O I/O I	S	Tristate	34	34	КЗ
PG[9]	PCR[105]	AF0 AF1 AF2 AF3 —	GPIO[105] E1UC[18] — SCK_2 LIN7RX WKPU[21]	SIUL eMIOS_1 DSPI_2 LINFlexD_7 WKPU	/O /O /O 	S	Tristate	33	33	J4
PG[10]	PCR[106]	AF0 AF1 AF2 AF3 —	GPIO[106] E0UC[24] E1UC[31] 	SIUL eMIOS_0 eMIOS_1 — DSPI_4	I/O I/O I/O — I	S	Tristate	138	162	B13
PG[11]	PCR[107]	AF0 AF1 AF2 AF3	GPIO[107] E0UC[25] CS0_4 CS0_6	SIUL eMIOS_0 DSPI_4 DSPI_6	I/O I/O I/O I/O	M/S	Tristate	139	163	A16
PG[12]	PCR[108]	AF0 AF1 AF2 AF3	GPIO[108] E0UC[26] SOUT_4 	SIUL eMIOS_0 DSPI_4 	I/O I/O O	M/S	Tristate	116	140	F15
		ALT4	TXD[2]	FEC	0					

								Piı	n numbe	ər
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PG[13]	PCR[109]	AF0 AF1 AF2 AF3	GPIO[109] E0UC[27] SCK_4 —	SIUL eMIOS_0 DSPI_4 —	I/O I/O I/O —	M/S	Tristate	115	139	F16
		ALT4	TXD[3]	FEC	0					
PG[14]	PCR[110]	AF0 AF1 AF2 AF3	GPIO[110] E1UC[0] LIN8TX	SIUL eMIOS_1 LINFlexD_8	I/O I/O O	S	Tristate	134	158	C13
		— —	SIN_6	DSPI_6	I					
PG[15]	PCR[111]	AF0 AF1 AF2 AF3	GPIO[111] E1UC[1] SOUT_6	SIUL eMIOS_1 DSPI_6	I/O I/O O	M/S	Tristate	135	159	D13
		AF3 —	LIN8RX	LINFlexD_8	1					
PH[0]	PCR[112]	AF0 AF1	GPIO[112] E1UC[2]	SIUL eMIOS_1	I/O I/O	M/S	Tristate	117	141	E15
		AF2 AF3	_	_	_					
		ALT4 —	TXD[1] SIN_1	FEC DSPI_1	0 					
PH[1]	PCR[113]	AF0 AF1 AF2 AF3	GPIO[113] E1UC[3] SOUT_1	SIUL eMIOS_1 DSPI_1	I/O I/O O	M/S	Tristate	118	142	F13
		ALT4	TXD[0]	FEC	0					
PH[2]	PCR[114]	AF0 AF1 AF2	GPIO[114] E1UC[4] SCK_1	SIUL eMIOS_1 DSPI_1	I/O I/O I/O	M/S	Tristate	119	143	D16
		AF3 ALT4	TX_EN	FEC	0					
PH[3]	PCR[115]	AF0 AF1 AF2 AF3	GPIO[115] E1UC[5] CS0_1	SIUL eMIOS_1 DSPI_1	I/O I/O I/O	M/S	Tristate	120	144	F14
		AF3 ALT4	TX_ER	FEC	0					
PH[4]	PCR[116]	AF0 AF1 AF2 AF3	GPIO[116] E1UC[6] SOUT_7 —	SIUL eMIOS_1 DSPI_7 —	I/O I/O O	M/S	Tristate	162	186	D7

Table 4. Functional	port pin	descriptions	(continued)
----------------------------	----------	--------------	-------------

								Pir	n numbe	er
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PH[5]	PCR[117]	AF0 AF1 AF2 AF3 —	GPIO[117] E1UC[7] — SIN_7	SIUL eMIOS_1 — DSPI_7	I/O I/O — I	S	Tristate	163	187	B7
PH[6]	PCR[118]	AF0 AF1 AF2 AF3	GPIO[118] E1UC[8] SCK_7 MA[2]	SIUL eMIOS_1 DSPI_7 ADC_0	I/O I/O I/O O	M/S	Tristate	164	188	C7
PH[7]	PCR[119]	AF0 AF1 AF2 AF3 ALT4	GPIO[119] E1UC[9] CS3_2 MA[1] CS0_7	SIUL eMIOS_1 DSPI_2 ADC_0 DSPI_7	I/O I/O O I/O	M/S	Tristate	165	189	C6
PH[8]	PCR[120]	AF0 AF1 AF2 AF3	GPIO[120] E1UC[10] CS2_2 MA[0]	SIUL eMIOS_1 DSPI_2 ADC_0	I/O I/O O	M/S	Tristate	166	190	A6
PH[9] ⁶	PCR[121]	AF0 AF1 AF2 AF3 —	GPIO[121] — — — TCK	SIUL — — JTAGC	I/O — — I	S	Input, weak pull-up	155	179	A11
PH[10] ⁶	PCR[122]	AF0 AF1 AF2 AF3 —	GPIO[122] — — — TMS	SIUL — — JTAGC	I/O — — — I	M/S	Input, weak pull-up	148	172	D10
PH[11]	PCR[123]	AF0 AF1 AF2 AF3	GPIO[123] SOUT_3 CS0_4 E1UC[5]	SIUL DSPI_3 DSPI_4 eMIOS_1	I/O O I/O I/O	M/S	Tristate	140	164	A13
PH[12]	PCR[124]	AF0 AF1 AF2 AF3	GPIO[124] SCK_3 CS1_4 E1UC[25]	SIUL DSPI_3 DSPI_4 eMIOS_1	I/O I/O O I/O	M/S	Tristate	141	165	B12
PH[13]	PCR[125]	AF0 AF1 AF2 AF3	GPIO[125] SOUT_4 CS0_3 E1UC[26]	SIUL DSPI_4 DSPI_3 eMIOS_1	I/O O I/O I/O	M/S	Tristate	9	9	B1

								Piı	n numbe	ər
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PH[14]	PCR[126]	AF0 AF1 AF2 AF3	GPIO[126] SCK_4 CS1_3 E1UC[27]	SIUL DSPI_4 DSPI_3 eMIOS_1	I/O I/O O I/O	M/S	Tristate	10	10	C1
PH[15]	PCR[127]	AF0 AF1 AF2 AF3	GPIO[127] SOUT_5 — E1UC[17]	SIUL DSPI_5 — eMIOS_1	I/O O I/O	M/S	Tristate	8	8	E3
PI[0]	PCR[128]	AF0 AF1 AF2 AF3	GPIO[128] E0UC[28] LIN8TX —	SIUL eMIOS_0 LINFlexD_8 —	I/O I/O O	S	Tristate	172	196	C5
PI[1]	PCR[129]	AF0 AF1 AF2 AF3 —	GPIO[129] E0UC[29] — WKPU[24] LIN8RX	SIUL eMIOS_0 — WKPU LINFlexD_8	/O /O 	S	Tristate	171	195	A4
PI[2]	PCR[130]	AF0 AF1 AF2 AF3	GPIO[130] E0UC[30] LIN9TX —	SIUL eMIOS_0 LINFlexD_9 —	I/O I/O O	S	Tristate	170	194	D6
PI[3]	PCR[131]	AF0 AF1 AF2 AF3 —	GPIO[131] E0UC[31] — WKPU[23] LIN9RX	SIUL eMIOS_0 WKPU LINFlexD_9	/O /O 	S	Tristate	169	193	B5
PI[4]	PCR[132]	AF0 AF1 AF2 AF3	GPIO[132] E1UC[28] SOUT_4 —	SIUL eMIOS_1 DSPI_4 —	I/O I/O O	M/S	Tristate	143	167	A12
PI[5]	PCR[133]	AF0 AF1 AF2 AF3 ALT4	GPIO[133] E1UC[29] SCK_4 CS2_5 CS2_6	SIUL eMIOS_1 DSPI_4 DSPI_5 DSPI_6	I/O I/O I/O O	M/S	Tristate	142	166	D12
PI[6]	PCR[134]	AF0 AF1 AF2 AF3 ALT4	GPIO[134] E1UC[30] CS0_4 CS0_5 CS0_6	SIUL eMIOS_1 DSPI_4 DSPI_5 DSPI_6	I/O I/O I/O I/O I/O	S	Tristate	11	11	D2

 Table 4. Functional port pin descriptions (continued)

								Piı	n numbe	er
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PI[7]	PCR[135]	AF0 AF1 AF2 AF3 ALT4	GPIO[135] E1UC[31] CS1_4 CS1_5 CS1_6	SIUL eMIOS_1 DSPI_4 DSPI_5 DSPI_6	I/O I/O O O	S	Tristate	12	12	E2
PI[8]	PCR[136]	AF0 AF1 AF2 AF3 —	GPIO[136] — — — ADC0_S[16]	SIUL — — ADC_0	I/O — — — I	S	Tristate	108	130	J14
PI[9]	PCR[137]	AF0 AF1 AF2 AF3 —	GPIO[137] — — — ADC0_S[17]	SIUL — — ADC_0	I/O — — — I	S	Tristate	_	131	J15
PI[10]	PCR[138]	AF0 AF1 AF2 AF3 —	GPIO[138] — — — ADC0_S[18]	SIUL — — — ADC_0	I/O — — — I	S	Tristate		134	J16
PI[11]	PCR[139]	AF0 AF1 AF2 AF3 	GPIO[139] — — ADC0_S[19] SIN_3	SIUL — — ADC_0 DSPI_3	/O 	S	Tristate	111	135	H16
PI[12]	PCR[140]	AF0 AF1 AF2 AF3 —	GPIO[140] CS0_3 CS0_2 — ADC0_S[20]	SIUL DSPI_3 DSPI_2 — ADC_0	I/O I/O I/O I	S	Tristate	112	136	G15
PI[13]	PCR[141]	AF0 AF1 AF2 AF3 —	GPIO[141] CS1_3 CS1_2 — ADC0_S[21]	SIUL DSPI_3 DSPI_2 — ADC_0	I/O O O I	S	Tristate	113	137	G14
PI[14]	PCR[142]	AF0 AF1 AF2 AF3 —	GPIO[142] — — ADC0_S[22] SIN_4	SIUL — — ADC_0 DSPI_4	/O 	S	Tristate	76	92	T12

								Piı	n numbe	ər
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PI[15]	PCR[143]	AF0 AF1 AF2 AF3	GPIO[143] CS0_4 CS2_2 —	SIUL DSPI_4 DSPI_2 —	I/O I/O —	S	Tristate	75	91	P11
PJ[0]	PCR[144]	AF0 AF1 AF2 AF3 —	ADC0_S[23] GPIO[144] CS1_4 CS3_2 — ADC0_S[24]	ADC_0 SIUL DSPI_4 DSPI_2 ADC_0	 /O O - 	S	Tristate	74	90	R11
PJ[1]	PCR[145]	AF0 AF1 AF2 AF3 —	GPIO[145] — — ADC0_S[25] SIN_5	SIUL — — ADC_0 DSPI_5	/O 	S	Tristate	73	89	N10
PJ[2]	PCR[146]	AF0 AF1 AF2 AF3 —	GPIO[146] CS0_5 CS0_6 CS0_7 ADC0_S[26]	SIUL DSPI_5 DSPI_6 DSPI_7 ADC_0	I/O I/O I/O I/O I	S	Tristate	72	88	R10
PJ[3]	PCR[147]	AF0 AF1 AF2 AF3 —	GPIO[147] CS1_5 CS1_6 CS1_7 ADC0_S[27]	SIUL DSPI_5 DSPI_6 DSPI_7 ADC_0	I/O O O I	S	Tristate	71	87	P10
PJ[4]	PCR[148]	AF0 AF1 AF2 AF3	GPIO[148] SCK_5 E1UC[18] —	SIUL DSPI_5 eMIOS_1 —	I/O I/O I/O —	M/S	Tristate	5	5	D3
PJ[5]	PCR[149]	AF0 AF1 AF2 AF3 —	GPIO[149] — — — ADC0_S[28]	SIUL — — — ADC_0	I/O — — — I	S	Tristate		113	N12
PJ[6]	PCR[150]	AF0 AF1 AF2 AF3 —	GPIO[150] — — — ADC0_S[29]	SIUL — — — ADC_0	I/O — — — I	S	Tristate	_	112	N15

Table 4. Functiona	l port pin	descriptions	(continued)
--------------------	------------	--------------	-------------

								Piı	n numbe	er
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PJ[7]	PCR[151]	AF0 AF1 AF2 AF3 —	GPIO[151] — — — ADC0_S[30]	SIUL — — ADC_0	I/O — — — I	S	Tristate	_	111	P16
PJ[8]	PCR[152]	AF0 AF1 AF2 AF3 —	GPIO[152] — — — ADC0_S[31]	SIUL — — — ADC_0	I/O — — — I	S	Tristate	_	110	P15
PJ[9]	PCR[153]	AF0 AF1 AF2 AF3 —	GPIO[153] — — — ADC1_S[8]	SIUL — — ADC_1	I/O — — I	S	Tristate	_	68	P5
PJ[10]	PCR[154]	AF0 AF1 AF2 AF3 —	GPIO[154] — — — ADC1_S[9]	SIUL — — ADC_1	I/O — — — I	S	Tristate		67	T5
PJ[11]	PCR[155]	AF0 AF1 AF2 AF3 —	GPIO[155] — — — ADC1_S[10]	SIUL — — — ADC_1	I/O — — — I	S	Tristate	_	60	R3
PJ[12]	PCR[156]	AF0 AF1 AF2 AF3 —	GPIO[156] — — — ADC1_S[11]	SIUL — — — ADC_1	I/O — — — I	S	Tristate		59	T1
PJ[13]	PCR[157]	AF0 AF1 AF2 AF3 — — — —	GPIO[157] — CS1_7 — CAN4RX ADC1_S[12] CAN1RX WKPU[31]	SIUL DSPI_7 FlexCAN_4 ADC_1 FlexCAN_1 WKPU	/O — O — I I I I	S	Tristate		65	N5
PJ[14]	PCR[158]	AF0 AF1 AF2 AF3	GPIO[158] CAN1TX CAN4TX CS2_7	SIUL FlexCAN_1 FlexCAN_4 DSPI_7	I/O O O	M/S	Tristate		64	T4

								Pin number		er
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PJ[15]	PCR[159]	AF0 AF1 AF2 AF3 —	GPIO[159] 	SIUL DSPI_6 FlexCAN_1	∅ 0 -	M/S	Tristate	_	63	R4
PK[0]	PCR[160]	AF0 AF1 AF2 AF3	GPIO[160] CAN1TX CS2_6 —	SIUL FlexCAN_1 DSPI_6 —	⊻ 0 0	M/S	Tristate	_	62	Т3
PK[1]	PCR[161]	AF0 AF1 AF2 AF3 —	GPIO[161] CS3_6 — CAN4RX	SIUL DSPI_6 — FlexCAN_4	⊻о∣∣−	M/S	Tristate	_	41	H4
PK[2]	PCR[162]	AF0 AF1 AF2 AF3	GPIO[162] CAN4TX — —	SIUL FlexCAN_4 —	I/O O —	M/S	Tristate	_	42	L4
PK[3]	PCR[163]	AF0 AF1 AF2 AF3 —	GPIO[163] E1UC[0] — CAN5RX LIN8RX	SIUL eMIOS_1 FlexCAN_5 LINFlexD_8	/0 /0 - 	M/S	Tristate	_	43	N1
PK[4]	PCR[164]	AF0 AF1 AF2 AF3	GPIO[164] LIN8TX CAN5TX E1UC[1]	SIUL LINFlexD_8 FlexCAN_5 eMIOS_1	I/O O O I/O	M/S	Tristate	_	44	M3
PK[5]	PCR[165]	AF0 AF1 AF2 AF3 —	GPIO[165] — — CAN2RX LIN2RX	SIUL — — FlexCAN_2 LINFlexD_2	I/O — — — — —	M/S	Tristate		45	M5
PK[6]	PCR[166]	AF0 AF1 AF2 AF3	GPIO[166] CAN2TX LIN2TX —	SIUL FlexCAN_2 LINFlexD_2 —	I/O O O	M/S	Tristate	_	46	M6

Table 4.	Functional	port pin	descriptions	(continued)						
----------	------------	----------	--------------	-------------						
								Piı	n numbe	er
-------------	----------	------------------------------------	--	---	-------------------------------	----------	------------------	----------	----------	------------
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PK[7]	PCR[167]	AF0 AF1 AF2 AF3 —	GPIO[167] — — CAN3RX LIN3RX	SIUL — — FlexCAN_3 LINFlexD_3	I/O — — — — —	M/S	Tristate	_	47	M7
PK[8]	PCR[168]	AF0 AF1 AF2 AF3	GPIO[168] CAN3TX LIN3TX —	SIUL FlexCAN_3 LINFlexD_3 —	I/O O O	M/S	Tristate	_	48	M8
PK[9]	PCR[169]	AF0 AF1 AF2 AF3 —	GPIO[169] — — SIN_4	SIUL — — — DSPI_4	I/O — — — I	M/S	Tristate	_	197	E8
PK[10]	PCR[170]	AF0 AF1 AF2 AF3	GPIO[170] SOUT_4 — —	SIUL DSPI_4 —	I/O O —	M/S	Tristate	_	198	E7
PK[11]	PCR[171]	AF0 AF1 AF2 AF3	GPIO[171] SCK_4 — —	SIUL DSPI_4 —	I/O I/O 	M/S	Tristate	_	199	F8
PK[12]	PCR[172]	AF0 AF1 AF2 AF3	GPIO[172] CS0_4 — —	SIUL DSPI_4 —	I/O I/O —	M/S	Tristate	_	200	G12
PK[13]	PCR[173]	AF0 AF1 AF2 AF3 —	GPIO[173] CS3_6 CS2_7 SCK_1 CAN3RX	SIUL DSPI_6 DSPI_7 DSPI_1 FlexCAN_3	I/O O I/O I	M/S	Tristate	_	201	H12
PK[14]	PCR[174]	AF0 AF1 AF2 AF3	GPIO[174] CAN3TX CS3_7 CS0_1	SIUL FlexCAN_3 DSPI_7 DSPI_1	I/O O O I/O	M/S	Tristate	_	202	J12
PK[15]	PCR[175]	AF0 AF1 AF2 AF3 —	GPIO[175] — — SIN_1 SIN_7	SIUL — — DSPI_1 DSPI_7	I/O — — — I I	M/S	Tristate	_	203	D5

Table 4. Function	al port pin	descriptions	(continued)
-------------------	-------------	--------------	-------------

								Pi	n numb	er
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PL[0]	PCR[176]	AF0 AF1 AF2 AF3	GPIO[176] SOUT_1 SOUT_7 —	SIUL DSPI_1 DSPI_7 —	I/O O O	M/S	Tristate	_	204	C4
PL[1]	PCR[177]	AF0 AF1 AF2 AF3	GPIO[177] — — —	SIUL — — —	I/O — — —	M/S	Tristate		_	F7
PL[2]	PCR[178] ⁷	AF0 AF1 AF2 AF3	GPIO[178] — MDO0 ⁸ —	SIUL — Nexus —	I/O — O —	M/S	Tristate	_	_	F5
PL[3]	PCR[179]	AF0 AF1 AF2 AF3	GPIO[179] — MDO1 —	SIUL — Nexus —	I/O — O —	M/S	Tristate		_	G5
PL[4]	PCR[180]	AF0 AF1 AF2 AF3	GPIO[180] — MDO2 —	SIUL — Nexus —	I/O — O —	M/S	Tristate		_	H5
PL[5]	PCR[181]	AF0 AF1 AF2 AF3	GPIO[181] — MDO3 —	SIUL — Nexus —	I/O — O —	M/S	Tristate		_	J5
PL[6]	PCR[182]	AF0 AF1 AF2 AF3	GPIO[182] MDO4 	SIUL — Nexus —	I/O — 0 —	M/S	Tristate		_	K5
PL[7]	PCR[183]	AF0 AF1 AF2 AF3	GPIO[183] — MDO5 —	SIUL — Nexus —	I/O — O —	M/S	Tristate	_	_	L5
PL[8]	PCR[184]	AF0 AF1 AF2 AF3 —	GPIO[184] — — — EVTI	SIUL — — — Nexus	I/O — — — I	S	Pull-up			M9
PL[9]	PCR[185]	AF0 AF1 AF2 AF3	GPIO[185] — MSEO —	SIUL — Nexus —	I/O — O —	M/S	Tristate		_	M10

 Table 4. Functional port pin descriptions (continued)

								Piı	n numbe	ər
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PL[10]	PCR[186]	AF0 AF1 AF2 AF3	GPIO[186] MCKO 	SIUL — Nexus —	I/O — O —	F/S	Tristate			M11
PL[11]	PCR[187]	AF0 AF1 AF2 AF3	GPIO[187] — — —	SIUL — — —	I/O — — —	M/S	Tristate	_		M12
PL[12]	PCR[188]	AF0 AF1 AF2 AF3	GPIO[188] EVTO 	SIUL — Nexus —	I/O — O —	M/S	Tristate			F11
PL[13]	PCR[189]	AF0 AF1 AF2 AF3	GPIO[189] — MDO6 —	SIUL — Nexus —	I/O — O —	M/S	Tristate	_	_	F10
PL[14]	PCR[190]	AF0 AF1 AF2 AF3	GPIO[190] MDO7 	SIUL — Nexus —	I/O — O —	M/S	Tristate		_	E12
PL[15]	PCR[191]	AF0 AF1 AF2 AF3	GPIO[191] — MDO8 —	SIUL — Nexus —	I/O — O —	M/S	Tristate		_	E11
PM[0]	PCR[192]	AF0 AF1 AF2 AF3	GPIO[192] — MDO9 —	SIUL — Nexus —	I/O — O —	M/S	Tristate	_		E10
PM[1]	PCR[193]	AF0 AF1 AF2 AF3	GPIO[193] — MDO10 —	SIUL — Nexus —	I/O — O —	M/S	Tristate	_	_	E9
PM[2]	PCR[194]	AF0 AF1 AF2 AF3	GPIO[194] — MDO11 —	SIUL — Nexus —	I/O — O —	M/S	Tristate		_	F12
PM[3]	PCR[195]	AF0 AF1 AF2 AF3	GPIO[195] — — —	SIUL — — —	I/O — — —	M/S	Tristate			K12

Table 4. Functional port pin descriptions (continued)

								Pir	n numbe	ər
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET config.	176 LQFP	208 LQFP	256 MAPBGA
PM[4]	PCR[196]	AF0 AF1 AF2 AF3	GPIO[196] — — —	SIUL — — —	I/O 	M/S	Tristate		_	L12
PM[5]	PCR[197]	AF0 AF1 AF2 AF3	GPIO[197] — — —	SIUL — — —	I/O 	M/S	Tristate	_	_	F9
PM[6]	PCR[198]	AF0 AF1 AF2 AF3	GPIO[198] — — —	SIUL — — —	I/O — — —	M/S	Tristate			F6

 Table 4. Functional port pin descriptions (continued)

NOTES:

¹ Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIUL module. PCR.PA = 000 → AF0; PCR.PA = 001 → AF1; PCR.PA = 010 → AF2; PCR.PA = 011 → AF3; PCR.PA = 100 → ALT4. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to '1', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "—".

² Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.

- ³ NMI[0] and NMI[1] have a higher priority than alternate functions. When NMI is selected, the PCR.PA field is ignored.
- ⁴ SXOSC's OSC32k_XTAL and OSC32k_EXTAL pins are shared with GPIO functionality. When used as crystal pins, other functionality of the pin cannot be used and it should be ensured that application never programs OBE and PUE bit of the corresponding PCR to "1".
- ⁵ If you want to use OSC32K functionality through PB[8] and PB[9], you must ensure that PB[10] is static in nature as PB[10] can induce coupling on PB[9] and disturb oscillator frequency.

⁶ Out of reset all the functional pins except PC[0:1] and PH[9:10] are available to the user as GPIO.
 PC[0:1] are available as JTAG pins (TDI and TDO respectively).
 PH[9:10] are available as JTAG pins (TCK and TMS respectively).
 It is up to the user to configure these pins as GPIO when needed.

- ⁷ When MBIST is enabled to run (STCU Enable = 1), the application must not drive or tie PAD[178) (MDO[0]) to 0 V before the device exits reset (external reset is removed) as the pad is internally driven to 1 to indicate MBIST operation. When MBIST is not enabled (STCU Enable = 0), there are no restriction as the device does not internally drive the pad.
- ⁸ These pins can be configured as Nexus pins during reset by the debugger writing to the Nexus Development Interface "Port Control Register" rather than the SIUL. Specifically, the debugger can enable the MDO[7:0], MSEO, and MCKO ports by programming NDI (PCR[MCKO_EN] or PCR[PSTAT_EN]). MDO[8:11] ports can be enabled by programming NDI ((PCR[MCKO_EN] and PCR[FPM]) or PCR[PSTAT_EN]).

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level (V_{DD} or V_{SS_HV}). This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

4.1 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in Table 5 are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table 5. Parameter classifications

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

4.2 NVUSRO register

Portions of the device configuration, such as high voltage supply is controlled via bit values in the Non-Volatile User Options Register (NVUSRO). For a detailed description of the NVUSRO register, see MPC5646C Reference Manual.

NVUSRO [PAD3V5V(0)] field description 4.2.1

Table 6 shows how NVUSRO [PAD3V5V(0)] controls the device configuration for $V_{DD_HV_A}$ domain.

Table 6. PAD3V5V(0) field description

Value ¹	Description
0	High voltage supply is 5.0 V
1	High voltage supply is 3.3 V

NOTES:

'1' is delivery value. It is part of shadow flash memory, thus programmable by customer.

The DC electrical characteristics are dependent on the PAD3V5V(0,1) bit value.

NVUSRO [PAD3V5V(1)] field description 4.2.2

Table 7 shows how NVUSRO [PAD3V5V(1)] controls the device configuration the device configuration for V_{DD HV} _B domain.

Table 7. PAD3V5V(1) field description

Value ¹	Description
0	High voltage supply is 5.0 V
1	High voltage supply is 3.3 V

NOTES: ¹ '1' is delivery value. It is part of shadow flash memory, thus programmable by customer.

The DC electrical characteristics are dependent on the PAD3V5V(0,1) bit value.

4.3 Absolute maximum ratings

Table 8. Absolute maximum ratings

Symbol		Parameter	Conditions	Va	Unit		
Cymbol		i diamotor	oonaniono	Min Max		0	
V _{SS_HV}	SR	Digital ground on VSS_HV pins		0	0	V	
V _{DD_HV_} A	SR	Voltage on VDD_HV_A pins with respect to ground (V _{SS_HV})	_	-0.3	6.0	V	
V _{DD_HV_B} ¹	SR	Voltage on VDD_HV_B pins with respect to common ground (V _{SS_HV})	_	-0.3	6.0	V	
V _{SS_LV}	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V _{SS_HV})	_	V _{SS_HV} - 0.1	V _{SS_HV} + 0.1	V	

Cumhal		Devenueter	Conditions	Va	lue	Unit
Symbol		Parameter	Conditions	Min	Мах	Unit
V _{RC_CTRL} ²		Base control voltage for external BCP68 NPN device	Relative to V _{DD_LV}	0	V _{DD_LV} + 1	V
V _{SS_ADC}	SR	Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground (V _{SS_HV})	_	V _{SS_HV} - 0.1	V _{SS_HV} + 0.1	V
V _{DD_HV_ADC0}	SR	Voltage on VDD_HV_ADC0	—	-0.3	6.0	V
		with respect to ground (V _{SS_HV})	Relative to V _{DD_HV_A} ³	$V_{DD_HV_A} - 0.3$	V _{DD_HV_A} +0.3	
V _{DD_HV_ADC1} ⁴	V _{DD_HV_ADC1} ⁴ SR Voltage on VDD_HV_ADC1 with respect to ground (V _{SS_HV})	—	-0.3	6.0	V	
			Relative to $V_{DD_HV_A}^2$	V _{DD_HV_A} -0.3	$V_{DD_HV_A}$ +0.3	
V _{IN}	SR	Voltage on any GPIO pin with respect to ground (V _{SS_HV})	Relative to V _{DD_HV_A/HV_B}	V _{DD_HV_A/HV_B} -0.3	V _{DD_HV_A/HV_B} +0.3	V
I _{INJPAD}	SR	Injected input current on any pin during overload condition	_	-10	10	mA
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	_	-50	50	
I _{AVGSEG} 5	SR	Sum of all the static I/O current within a supply	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0		70	mA
		segment (V _{DD_HV_A} or V _{DD_HV_B})	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1		64	
T _{STORAGE}	SR	Storage temperature	—	-55 ⁶	150	°C

Table 8. Absolute	e maximum	ratings	(continued)
-------------------	-----------	---------	-------------

NOTES:

 $V_{DD_HV_B}$ can be independently controlled from $V_{DD_HV_A}$. These can ramp up or ramp down in any order. Design is robust against any supply order.

² This voltage is internally generated by the device and no external voltage should be supplied.

³ Both the relative and the fixed conditions must be met. For instance: If $V_{DD_HV_A}$ is 5.9 V, $V_{DD_HV_ADC0}$ maximum value is 6.0 V then, despite the relative condition, the max value is $V_{DD_HV_A} + 0.3 = 6.2$ V.

⁴ PA3, PA7, PA10, PA11 and PE12 ADC_1 channels are coming from V_{DD_HV_B} domain hence V_{DD_HV_ADC1} should be within $\pm 300 \text{ mV}$ of V_{DD_HV_B} when these channels are used for ADC_1.

⁵ Any temperature beyond 125 °C should limit the current to 50 mA (max).

⁶ This is the storage temperature for the flash memory.

NOTE

Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions $(V_{IN} > V_{DD_HV_A/HV_B} \text{ or } V_{IN} < V_{SS_HV})$, the voltage on pins with respect

to ground $(\overline{V}_{SS_{HV}})$ must not exceed the recommended values.

4.4 Recommended operating conditions

Symbol		Parameter	Conditions	Va	lue	Unit
Symbol		Falameter	Conditions	Min	Max	Onit
V _{SS_HV}	SR	Digital ground on VSS_HV pins	_	0	0	V
V _{DD_HV_A} 1	SR	Voltage on V _{DD_HV_A} pins with respect to ground (V _{SS_HV})	_	3.0	3.6	V
V _{DD_HV_B} ¹	SR	Voltage on V _{DD_HV_B} pins with respect to ground (V _{SS_HV})	_	3.0	3.6	V
V _{SS_LV} ²	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V _{SS_HV})	_	V _{SS_HV} - 0.1	V _{SS_HV} + 0.1	V
V _{RC_CTRL} ³		Base control voltage for external BCP68 NPN device	Relative to $V_{DD_{LV}}$	0	V _{DD_LV} + 1	V
V _{SS_ADC}	SR	Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground (V _{SS_HV})	_	V _{SS_HV} - 0.1	V _{SS_HV} + 0.1	V
V _{DD_HV_ADC0} ⁴	SR	0 = =	_	3.0 ⁵	3.6	V
		with respect to ground (V _{SS_HV})	Relative to $V_{DD_HV_A}^6$	V _{DD_HV_A} - 0.1	V _{DD_HV_A} + 0.1	
V _{DD_HV_ADC1} ⁷	SR	Voltage on VDD_HV_ADC1	_	3.0	3.6	V
		with respect to ground (V _{SS_HV})	Relative to $V_{DD_HV_A}^6$	$V_{DD_HV_A} - 0.1$	V _{DD_HV_A} + 0.1	
V _{IN}	SR	0 , 1	_	$V_{SS_HV} - 0.1$	—	V
		respect to ground (V _{SS_HV})	Relative to V _{DD_HV_A/HV_B}	—	V _{DD_HV_A/HV_B} + 0.1	

Table 9. Recommended operating conditions (3.3 V)

Cumhal		Parameter	Conditions	Va	lue	Unit
Symbol		Parameter	Conditions	Min	Max	
I _{INJPAD}	SR	Injected input current on any pin during overload condition	_	-5	5	mA
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	_	-50	50	
TV_DD	SR	V _{DD_HV_A} slope to ensure	—	—	0.5	V/µs
		Absolute sum of all injected input currents during overload condition V _{DD_HV_A} slope to ensure correct power up ⁸	_	0.5	—	V/min
T _A	SR	Ambient temperature under bias	f _{CPU} up to 120 MHz + 2%	-40	125	°C
Τ _J	SR	Junction temperature under bias	—	-40	150	

Table 9. Recommended operating conditions (3.3 V) (continued)

NOTES:

- ¹ 100 nF EMI capacitance need to be provided between each VDD/VSS_HV pair.
- ² 100 nF EMI capacitance needs to be provided between each VDD_LV/VSS_LV supply pair. 10 µF bulk capacitance needs to be provided as CREG on each VDD_LV pin. For details refer to the Power Management chapter of the MPC5646C Reference Manual.
- ³ This voltage is internally generated by the device and no external voltage should be supplied.
- $^4~$ 100 nF capacitance needs to be provided between V_DD_ADC/V_SS_ADC pair.
- ⁵ Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below V_{LVDHVL}, device is reset.
- ⁶ Both the relative and the fixed conditions must be met. For instance: If $V_{DD_HV_A}$ is 5.9 V, $V_{DD_HV_ADC0}$ maximum value is 6.0 V then, despite the relative condition, the max value is $V_{DD_HV_A}$ + 0.3 = 6.2 V.
- ⁷ PA3, PA7, PA10, PA11 and PE12 ADC_1 channels are coming from V_{DD_HV_B} domain hence V_{DD_HV_ADC1} should be within ±100 mV of V_{DD_HV_B} when these channels are used for ADC_1.
- ⁸ Guaranteed by the device validation.

Symbol		Parameter	Conditions	Val	ue	Unit	
Symbol		Falameter	Conditions	Min	Max		
V _{SS_HV}	SR	Digital ground on VSS_HV pins	—	0	0	V	
V _{DD_HV_A} 1	respect to ground (V_{1}, \dots)	—	4.5	5.5	V		
		respect to ground (V _{SS_HV})	Voltage drop ²	3.0	5.5		
V _{DD_HV_B}	SR	Generic GPIO functionality	—	3.0	5.5	V	
		Ethernet/3.3 V functionality (See the notes in all figures in Section 3, "Package pinouts and signal descriptions" for the list of channels operating in V _{DD_HV_B} domain)	_	3.0	3.6	V	

Table 10. Recommended operating conditions (5.0 V)

Cumhal		Deveneeter	Conditions	Val	ue	11
Symbol		Parameter	Conditions	Min	Max	Unit
V _{SS_LV} ³	SR	Voltage on VSS_LV (Low voltage digital supply) pins with respect to ground (V _{SS_HV})	_	V _{SS_HV} -0.1	V _{SS_HV} + 0.1	V
$V_{RC_CTRL}^4$		Base control voltage for external BCP68 NPN device	Relative to V _{DD_LV}	0	V _{DD_LV} + 1	V
V _{SS_ADC}	SR	Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground (V _{SS_HV})	_	V _{SS_HV} – 0.1	V _{SS_HV} + 0.1	V
V _{DD_HV_ADC0} ⁵	SR	Voltage on VDD_HV_ADC0 with	—	4.5	5.5	V
		respect to ground (V _{SS_HV})	Voltage drop ⁽²⁾	3.0	5.5	
			Relative to V _{DD_HV_A} ⁶	V _{DD_HV_A} - 0.1	$V_{DD_HV_A} + 0.1$	
V _{DD_HV_ADC1} ⁷	SR	Voltage on VDD_HV_ADC1 with	—	4.5	5.5	V
22_112_001		respect to ground (V _{SS_HV})	Voltage drop ⁽²⁾	3.0	5.5	
			Relative to V _{DD_HV_A} ⁶	V _{DD_HV_A} - 0.1	V _{DD_HV_A} + 0.1	
V _{IN}	SR	Voltage on any GPIO pin with	—	V _{SS_HV} –0.1	—	V
		respect to ground (V _{SS_HV})	Relative to V _{DD_HV_A/HV_B}	_	V _{DD_HV_A/HV_B} + 0.1	
I _{INJPAD}	SR	Injected input current on any pin during overload condition		-5	5	mA
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition		-50	50	
TV _{DD}	SR	V _{DD_HV_A} slope to ensure correct			0.5	V/µs
		power up ⁸		0.5		V/min
T _{A C-Grade Part}	SR	Ambient temperature under bias	—	-40	85	
T _{J C-Grade Part}	SR	Junction temperature under bias	—	-40	110	
T _{A V-Grade Part}	SR	Ambient temperature under bias	—	-40	105	°C
T _{J V-Grade Part}	SR	Junction temperature under bias	_	-40	130	
TA M-Grade Part	SR	Ambient temperature under bias	—	-40	125	
T _{J M-Grade Part}	SR	Junction temperature under bias	—	-40	150	

Table 10. Recommended operating conditions (5.0 V) (continued)

NOTES: ¹ 100 nF EMI capacitance need to be provided between each VDD/VSS_HV pair.

 2 Full device operation is guaranteed by design from 3.0 V–5.5 V. OSC functionality is guaranteed from the entire range 3.0V-5.5 V, the parametrics measured are at 3.0V and 5.5V (extreme voltage ranges to cover the range of operation). The parametrics might have some variation in the intermediate voltage range, but there is no impact to functionality.

³ 100 nF EMI capacitance needs to be provided between each VDD_LV/VSS_LV supply pair. 10 µF bulk capacitance needs to be provided as CREG on each VDD_LV pin.

- ⁴ This voltage is internally generated by the device and no external voltage should be supplied.
- ⁵ 100 nF capacitance needs to be provided between $V_{DD_HV_{ADC0/ADC1}}/V_{SS_HV_{ADC0/ADC1}}$ pair.
- ⁶ Both the relative and the fixed conditions must be met. For instance: If $V_{DD_HV_A}$ is 5.9 V, $V_{DD_HV_ADC0}$ maximum value is 6.0 V then, despite the relative condition, the max value is $V_{DD_HV_A} + 0.3 = 6.2$ V.
- ⁷ PA3, PA7, PA10, PA11 and PE12 ADC_1 channels are coming from V_{DD-HV_B} domain hence VDD_HV_ADC1 should be within ±100 mV of V_{DD HV B} when these channels are used for ADC_1.
- ⁸ Guaranteed by device validation.

NOTE

SRAM retention guaranteed to LVD levels.

4.5 Thermal characteristics

4.5.1 Package thermal characteristics

Svi	nbol	с	Parameter	Conditions ²	Pin count		Value ³		Unit	
, Cyl		Ŭ	i di di neter	Conditions		Min	Тур	Max		
R_{\thetaJA}	CC	D	Thermal resistance,	Single-layer	176			38 ⁵	°C/W	
			junction-to-ambient natural convection ⁴	board—1s	208	—	—	41 ⁶	°C/W	
R_{\thetaJA}	CC	D	Thermal resistance,	Four-layer	176		_	31	°C/W	
			junction-to-ambient natural convection ⁷	board—2s2p ⁷	208	—	_	34	°C/W	

Table 11. LQFP thermal characteristics¹

NOTES:

¹ Thermal characteristics are targets based on simulation that are subject to change per device characterization.

 $^2~V_{DD}$ = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C.

³ All values need to be confirmed during device validation.

⁴ Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

⁵ Junction-to-Ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6.

⁶ Junction-to-Ambient thermal resistance determined per JEDEC JESD51-2 and JESD51-6

⁷ Junction-to-Board thermal resistance determined per JEDEC JESD51-8.

Table 12.	256 MAPBGA	thermal of	characteristics ¹
-----------	------------	------------	------------------------------

S	ymb	ool	С	Parameter	Conditions	Value	Unit
R _θ	JA	СС			Single-layer board—1s	43 ²	°C/W
			natural convection		Four-layer board—2s2p	26 ³	

NOTES:

¹ Thermal characteristics are targets based on simulation that are subject to change per device characterization.

² Junction-to-ambient thermal resistance determined per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.

³ Junction-to-ambient thermal resistance determined per JEDEC JESD51-6 with the board horizontal.

4.5.2 Power considerations

The average chip-junction temperature, T_J, in degrees Celsius, may be calculated using Equation 1:

$$T_{J} = T_{A} + (P_{D} \times R_{\theta JA}) \qquad \qquad Eqn. 1$$

Where:

 T_A is the ambient temperature in °C.

 $R_{\theta JA}$ is the package junction-to-ambient thermal resistance, in °C/W.

 P_D is the sum of P_{INT} and $P_{I/O} (P_D = P_{INT} + P_{I/O})$.

P_{INT} is the product of I_{DD} and V_{DD}, expressed in watts. This is the chip internal power.

 $P_{I/O}$ represents the power dissipation on input and output pins; user determined.

Most of the time for the applications, $P_{I/O} < P_{INT}$ and may be neglected. On the other hand, $P_{I/O}$ may be significant, if the device is configured to continuously drive external modules and/or memories.

An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is given by:

Therefore, solving equations 1 and 2:

$$K = P_{D} \times (T_{A} + 273 \text{ °C}) + R_{\theta JA} \times P_{D}^{2}$$
 Eqn. 3

Where:

K is a constant for the particular part, which may be determined from Equation 3 by measuring P_D (at equilibrium) for a known $T_{A.}$ Using this value of K, the values of P_D and T_J may be obtained by solving equations 1 and 2 iteratively for any value of T_A .

4.6 I/O pad electrical characteristics

4.6.1 I/O pad types

The device provides four main I/O pad types depending on the associated alternate functions:

- Slow pads—These pads are the most common pads, providing a good compromise between transition time and low electromagnetic emission.
- Medium pads—These pads provide transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
- Fast pads—These pads provide maximum speed. These are used for improved Nexus debugging capability.
- Input only pads—These pads are associated to ADC channels and 32 kHz low power external crystal oscillator providing low input leakage.
- Low power pads—These pads are active in standby mode for wakeup source.

Also, medium/slow and fast/medium pads are available in design which can be configured to behave like a slow/medium and medium/fast pads depending upon the slew-rate control.

Medium and fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance.

4.6.2 I/O input DC characteristics

Table 13 provides input DC electrical characteristics as described in Figure 5.



Figure 5. I/O input DC electrical characteristics definition

Symb		с	Parameter	Condi	tions ¹		Value ²		Unit
Synt		C	raiametei	Condi	10115	Min	Тур	Max	Onne
V _{IH}	SR	Ρ	Input high level CMOS (Schmitt Trigger)	_		0.65V _{DD}	_	V _{DD} + 0.4	V
V _{IL}	SR	Ρ	Input low level CMOS (Schmitt Trigger)	_		-0.3	_	0.35V _{DD}	
V _{HYS}	CC	С	Input hysteresis CMOS (Schmitt Trigger)	_		0.1V _{DD}	—	_	
I _{LKG}	СС	Ρ	Digital input leakage	No injection	$T_A = -40 \ ^\circ C$	—	2	_	nA
		Ρ		on adjacent pin	T _A = 25 °C	—	2	—	
		D			T _A = 105 °C	—	12	500	
		Ρ			T _A = 125 °C	—	70	1000	
W _{FI}	SR	Ρ	Width of input pulse rejected by analog filter ³	_		—	_	40 ⁴	ns
W _{NFI}	SR	Ρ	Width of input pulse accepted by analog filter ⁽³⁾	_	_	1000 ⁴	—	—	ns

Table 13. I/O input DC	electrical characteristics
------------------------	----------------------------

NOTES:

 V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

- 2 V_{DD} as mentioned in the table is V_{DD_HV_A}/V_{DD_HV_B}. All values need to be confirmed during device validation.
- ³ Analog filters are available on all wakeup lines.
- ⁴ The width of input pulse in between 40 ns to 1000 ns is indeterminate. It may pass the noise or may not depending on silicon sample to sample variation.

4.6.3 I/O output DC characteristics

The following tables provide DC characteristics for bidirectional pads:

- Table 14 provides weak pull figures. Both pull-up and pull-down resistances are supported.
- Table 15 provides output driver characteristics for I/O pads when in SLOW configuration.
- Table 16 provides output driver characteristics for I/O pads when in MEDIUM configuration.
- Table 17 provides output driver characteristics for I/O pads when in FAST configuration.

Svin	Symbol		Parameter	Conditio		Unit			
- Oyn	1001	С	i di dificter	Condition	5113	Min	Тур	Мах	
I _{WPU}	CC	Р			PAD3V5V = 0	10	10 — 15	150	μΑ
		С	current absolute value	5.0 V ± 10%	$PAD3V5V = 1^{3}$	10	_	250	
	P	V _{IN} = V _{IL} , V _{DD} = 3.3 V ± 10%	PAD3V5V = 1	10	_	150			
I _{WPD}	CC	Р		$V_{IN} = V_{IH}, V_{DD} =$	PAD3V5V = 0	10		150	μA
		С	current absolute value	5.0 V ± 10%	PAD3V5V = 1	10	_	250	
		Ρ		V _{IN} = V _{IH} , V _{DD} = 3.3 V ± 10%	PAD3V5V = 1	10	_	150	

Table 14. I/O pull-up/pull-down DC electrical characteristics

NOTES:

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

 $^2~V_{DD}$ as mentioned in the table is $V_{DD_HV_A}\!/V_{DD_HV_B}.$

³ The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Table 15. SLOW configuration output buffer electrical character	ristics
---	---------

Svr	Symbol		Parameter		Conditions ^{1,2}			Unit	
Oy!		С	i arameter			Min	Тур	Мах	
V _{OF}	I CC		SLOW	Push Pull	I _{OH} = -3 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	0.8V _{DD}	_	_	V
	C configuration	$I_{OH} = -3 \text{ mA}.$	$I_{OH} = -3 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^3$	0.8V _{DD}		_			
		Ρ			I _{OH} = –1.5 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	V _{DD} – 0.8		—	

Sur	Symbol		Parameter	Conditions ^{1,2}		Unit		
J		С	Falailletei		Min	Тур	Max	Unit
V _{OL}	CC	Ρ	Output low level SLOW	Push Pull $I_{OL} = 3 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$		—	0.1V _{DD}	V
		С	configuration	I _{OL} = 3 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁽³⁾	—	_	0.1V _{DD}	
		Ρ		I _{OL} = 1.5 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	—	0.5	

Table 15. SLOW configuration output buffer electrical characteristics (continued)

NOTES: ¹ V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified.

 2 V_{DD} as mentioned in the table is V_{DD_HV_A}/V_{DD_HV_B}.

³ The configuration PAD3V5 = 1 when $\overline{V_{DD}}$ = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Sum	nbol	с	Parameter		Conditions ^{1,2}		Value		Unit
Syn	1001	C	Farameter			Min	Тур	Max	Unit
V _{OH}	CC	С	Output high level MEDIUM configuration	Push Pull	$I_{OH} = -3 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	0.8V _{DD}	_		
		С			$I_{OH} = -1.5 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ $PAD3V5V = 1^3$	0.8V _{DD}	_		V
		С			I _{OH} = −2 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	V _{DD} - 0.8	_	_	
V _{OL}	CC	С	Output low level MEDIUM configuration	Push Pull	$I_{OL} = 3 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	—	_	0.2V _{DD}	
		С			$I_{OL} = 1.5 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ $PAD3V5V = 1^{(3)}$	—	_	0.1V _{DD}	V
		С			I _{OL} = 2 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—		0.5	

NOTES: ¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

 $^2~V_{DD}$ as mentioned in the table is $V_{DD_HV_A}/V_{DD_HV_B}.$

³ The configuration PAD3V5 = 1 when $\overline{V_{DD}}$ = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Sva	nbol	с	Parameter		onditions ^{1,2}		Value		Unit
Syn		C	Farameter		Unations	Min	Тур	Мах	Onit
V _{OH}	CC	Ρ	Output high level FAST configuration	Push Pull	$I_{OH} = -14 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	0.8V _{DD}	_	_	V
		С			$I_{OH} = -7 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 1 ³	0.8V _{DD}		_	
		С			$I_{OH} = -11 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1	V _{DD} - 0.8		_	
V _{OL}	CC	Ρ	Output low level FAST configuration	Push Pull	$I_{OL} = 14 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	—	_	0.1V _{DD}	V
		С			$I_{OL} = 7 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 1 ⁽³⁾	—	_	0.1V _{DD}	
		С			I _{OL} = 11 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—		0.5	

Table 17. FAST configuration output buffer electrical characteristics

NOTES: ¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

 $^2~V_{DD}$ as mentioned in the table is $V_{DD_HV_A}/V_{DD_HV_B}.$

³ The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus outputs (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Output pin transition times 4.6.4

Table 18. Output pin transition times

9	Symbol	с	Parameter	Cor	nditions ^{1,2}		Value ³		Unit						
5	yıı		U	Farameter	Conditions		Min	Тур	Max	Onit					
T	tr	CC	D		C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%$	_	—	50	ns					
			Т		C _L = 50 pF	PAD3V5V = 0	_	_	100						
			D		C _L = 100 pF —			—	125						
			D		C _L = 25 pF	$V_{DD} = 3.3 V \pm 10\%,$		—	40						
			Т	Т	Т	Т	Т		1	C _L = 50 pF	PAD3V5V = 1		—	50	
			D		C _L = 100 pF			—	75						

Syn	bol	с	Parameter	Cor	nditions ^{1,2}		Value ³		Unit
- Oyn	1001	U	i di dificici	001		Min	Тур	Max	onic
T _{tr}	CC	D	Output transition time	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%$,	_	_	10	ns
		Т	output pin ⁽⁴⁾ MEDIUM	C _L = 50 pF	PAD3V5V = 0 SIUL.PCRx.SRC = 1		_	20	
		D	configuration	C _L = 100 pF	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 SIUL.PCRx.SRC = 1		—	40	
		D	C	C _L = 25 pF		_	_	12	
		Т		C _L = 50 pF			_	25	
		D		C _L = 100 pF			—	40	
T _{tr}	CC	D	Output transition time (4)	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%$,		—	4	ns
			output pin ⁽⁴⁾ FAST configuration	C _L = 50 pF	PAD3V5V = 0		_	6	
				C _L = 100 pF			—	12	
				C _L = 25 pF	$V_{DD} = 3.3 V \pm 10\%$,		—	4	
				C _L = 50 pF	PAD3V5V = 1	—	—	7	
				C _L = 100 pF	1		_	12	

Table 18. Output pin transition times (continued)

NOTES: ¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

 2 V_{DD} as mentioned in the table is V_{DD_HV_A}/V_{DD_HV_B}.

³ All values need to be confirmed during device validation.

⁴ C_L includes device and package capacitances (C_{PKG} < 5 pF).

I/O pad current specification 4.6.5

The I/O pads are distributed across the I/O supply segment. Each I/O supply is associated to a $V_{DD}/V_{SS HV}$ supply pair as described in Table 19.

Table 20 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the IAVGSEG maximum value.

In order to ensure device functionality, the sum of the dynamic and static current of the I/O on a single segment should remain below the I_{DYNSEG} maximum value.

Package		I/O Supplies										
256 MAPBGA		Equivalent to	o 208-pin LQ	FP segment	pad distribu	tion + G6, G	11, H11, J11					
	pin7	(V _{DD_HV_A}) pin28	(V _{SS_HV})	(V _{DD_HV_A}) pin102	(V _{SS_HV}) pin133	pin148	pin174 (V _{SS_HV}) pin175 (V _{DD_HV_A})	—				

Table 19. I/O supplies

Package		I/O Supplies								
176 LQFP	pin6	pin27	pin57	pin85	pin123	pin150	_	_		
	(V _{DD_HV_A}) pin7	(V _{DD_HV_A}) pin28		(V _{DD_HV_A}) pin86		(V _{SS_HV}) pin151				
	(V _{SS_HV})	(V _{SS_HV})	(V _{DD_HV_A})	(V _{SS_HV})	(V _{DD_HV_B})	(V _{DD_HV_A})				

Table 19. I/O supplies (continued)

Table 20. I/O consumption

Symbol		с	Parameter	Conditi	ons ^{1,2}		Value ³		Unit
Symbol		C	Farameter	Conan		Min	Тур	Max	Unit
I _{SWTSLW} ,4	СС	D	Peak I/O current for SLOW configuration	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0		—	19.9	
					V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	—	15.5	mA
I _{SWTMED} ⁽⁴⁾	СС	D	Peak I/O current for MEDIUM	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0		—	28.8	
			configuration		V _{DD} = 3.3 V ± 10%, PAD3V5V = 1		—	16.3	mA
I _{SWTFST} ⁽⁴⁾	СС	D	Peak I/O current for FAST configuration	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0		—	113.5	
					V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	—	52.1	mA
I _{RMSSLW}	СС	D	Root mean square	C _L = 25 pF, 2 MHz	$V_{DD} = 5.0 V \pm 10\%$	—	_	2.22	
			I/O current for SLOW configuration	C _L = 25 pF, 4 MHz	PAD3V5V = 0	_	_	3.13	
			C _L = 100 pF, 2 MHz		_	_	6.54		
				C _L = 25 pF, 2 MHz	$V_{DD} = 3.3 V \pm 10\%$,			1.51	mA
				C _L = 25 pF, 4 MHz	PAD3V5V = 1			2.14	
				C _L = 100 pF, 2 MHz				4.33	
IRMSMED	СС	D	Root mean square	C _L = 25 pF, 13 MHz	$V_{DD} = 5.0 V \pm 10\%,$			6.5	mA
			I/O current for MEDIUM	C _L = 25 pF, 40 MHz	PAD3V5V = 0			13.32	
			configuration	C _L = 100 pF, 13 MHz				18.26	
				C _L = 25 pF, 13 MHz	$V_{DD} = 3.3 V \pm 10\%,$	_	—	4.91	
				C _L = 25 pF, 40 MHz	PAD3V5V = 1			8.47	
				C _L = 100 pF, 13 MHz				10.94	
I _{RMSFST}	СС	D	Root mean square	C _L = 25 pF, 40 MHz	$V_{DD} = 5.0 V \pm 10\%,$			21.05	mA
			I/O current for FAST configuration	C _L = 25 pF, 64 MHz	PAD3V5V = 0			33	
				C _L = 100 pF, 40 MHz		—		55.77	
				C _L = 25 pF, 40 MHz	$V_{DD} = 3.3 V \pm 10\%,$	—	—	14	
				C _L = 25 pF, 64 MHz	PAD3V5V = 1	—	—	20	
				C _L = 100 pF, 40 MHz	<u> </u>			34.89	

MPC5646C Data Sheet, Rev.6

Symbol	Symbol (Parameter	Conditions ^{1,2}		Value ³		Unit
Symbol		Ŭ	randicter	Conditions		Тур	Max	
I _{AVGSEG}	SR			V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	_	70	mA
	/O current within a			V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	_	65 ⁴	

Table 20. I/O consumption (continued)

NOTES: 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified.

 2 V_{DD} as mentioned in the table is V_{DD_HV_A}/V_{DD_HV_B}.

³ All values need to be confirmed during device validation.

⁴ Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

4.7 **RESET** electrical characteristics

The device implements a dedicated bidirectional RESET pin.



Figure 6. Start-up reset requirements



Figure 7. Noise filtering on reset signal

Symb	al	с	Parameter	Conditions ¹		Value ²		Unit
Cynno	01	Ŭ	i didiletei	Conditions	Min	Тур	Мах	onn
V _{IH}	(Schmitt Trigger)		Input High Level CMOS (Schmitt Trigger)	_	0.65V _{DD}		V _{DD} + 0.4	V
V _{IL}	SR	Ρ	Input low Level CMOS (Schmitt Trigger)	_	-0.3	_	0.35V _{DD}	V
V _{HYS}	YS CC C Input hysteresis CMOS (Schmitt Trigger)			_	0.1V _{DD}	_	—	V
V _{OL}	СС	Ρ	Output low level	Push Pull, $I_{OL} = 2 \text{ mA}$, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	—	_	0.1V _{DD}	V
				Push Pull, I _{OL} = 1 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ³	_	_	0.1V _{DD}	
				Push Pull, $I_{OL} = 1 \text{ mA}$, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)		_	0.5	

Table 21. Reset electrical characteristics

Symbo	al	с	Parameter	Conditions ¹		Value ²		Unit
Gymb	51	U	i didineter	Conditions	Min	Тур	Max	01111
T _{tr}	CC	D	Output transition time output pin ⁴	C _L = 25 pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	_	10	ns
			MEDIUM configuration	C _L = 50 pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	_	20	
				C _L = 100 pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—		40	
				C _L = 25 pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—		12	
				C _L = 50 pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—		25	
				C _L = 100 pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—		40	
W _{FRST}	SR	Ρ	Reset input filtered pulse	—	—		40	ns
W _{NFRST}	SR	Ρ	Reset input not filtered pulse	_	1000	-	_	ns
I _{WPU}	СС	Ρ	Weak pull-up current	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	10	_	150	μΑ
			absolute value	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	10	_	150	
				$V_{DD} = 5.0 V \pm 10\%$, PAD3V5V = 1 ⁵	10	_	250	

Table 21. Reset electrical characteristics (continued)

NOTES:

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

² V_{DD} as mentioned in the table is V_{DD HV A}/V_{DD HV B}. All values need to be confirmed during device validation.

³ This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to the RGM module section of the device Reference Manual).

 4 C_L includes device and package capacitance (C_{PKG} < 5 pF).

⁵ The configuration PAD3V5 = 1 when V_{DD} = 5 V is only transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

4.8 **Power management electrical characteristics**

4.8.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply V_{DD_LV} from the high voltage supply $V_{DD_HV_A}$. The following supplies are involved:

- HV: High voltage external power supply for voltage regulator module. This must be provided externally through $V_{DD\ HV\ A}$ power pin.
- LV: Low voltage internal power supply for core, FMPLL and Flash digital logic. This is generated by the on-chip VREG with an external ballast (BCP68 NPN device). It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
 - LV_COR: Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.

- LV_CFLA0/CFLA1: Low voltage supply for the two code Flash modules. It is shorted with LV_COR through double bonding.
- LV_DFLA: Low voltage supply for data Flash module. It is shorted with LV_COR through double bonding.
- LV_PLL: Low voltage supply for FMPLL. It is shorted to LV_COR through double bonding.



1) All VSS_LV pins must be grounded, as shown for VSS_HV pin.

Figure 8. Voltage regulator capacitance connection

The internal voltage regulator requires external bulk capacitance (C_{REGn}) to be connected to the device to provide a stable low voltage digital supply to the device. Also required for stability is the C_{DEC2} capacitor at ballast collector. This is needed to minimize sharp injection current when ballast is turning ON. Apart from the bulk capacitance, user should connect EMI/decoupling cap (C_{REGP}) at each V_{DD_LV}/V_{SS_LV} pin pair.

4.8.1.1 Recommendations

- The external NPN driver must be BCP68 type.
- V_{DD LV} should be implemented as a power plane from the emitter of the ballast transistor.

- 10 μF capacitors should be connected to the 4 pins closest to the outside of the package and should be evenly distributed around the package. For BGA packages, the balls should be used are D8, H14, R9, J3–one cap on each side of package.
 - There should be a track direct from the capacitor to this pin (pin also connects to V_{DD_LV} plane). The tracks ESR should be less than 100 mΩ.
 - The remaining $V_{DD_{LV}}$ pins (exact number will vary with package) should be decoupled with 0.1 μ F caps, connected to the pin as per 10 μ F.

(see Section 4.4, "Recommended operating conditions").

4.8.2 V_{DD BV} options

- Option 1: V_{DD_BV} shared with V_{DD_HV_A}
 V_{DD_BV} must be star routed from V_{DD_HV_A} from the common source. This is to eliminate ballast noise injection on the MCU.
- Option 2: V_{DD BV} independent of the MCU supply

 $V_{DD_BV} > 2.6$ V for correct functionality. The device is not monitoring this supply hence the external component must meet the 2.6 V criteria through external monitoring if required.

Symbol		с	Parameter	Conditions ¹		Value ²		Unit
- Cymber		Ŭ	i di di lictori	Conditione	Min	Тур	Max	onne
C _{REGn}	SR	—	External ballast stability capacitance	—	40	—	60	μF
R _{REG}	SR		Stability capacitor equivalent serial resistance	—	_	—	0.2	Ω
C _{REGP}	SR		Decoupling capacitance (Close to the pin)	V _{DD_HV_A/HV_B} /V _{SS_HV} pair		100	—	nF
				V _{DD_LV} /V _{SS_LV} pair		100		nF
C _{DEC2}	SR		Stability capacitance regulator supply (Close to the ballast collector)	V _{DD_BV} /V _{SS_HV}	10	—	40	μF
V _{MREG}	СС	Ρ	Main regulator output voltage	Before trimming	_	1.32		V
				After trimming T _A = 25 °C	1.20	1.28	—	
I _{MREG}	SR		Main regulator current provided to V _{DD_LV} domain	_	_	—	350	mA
I _{MREGINT}	СС	D		I _{MREG} = 200 mA		—	2	mA
			consumption	I _{MREG} = 0 mA	_	—	1	
V _{LPREG}	СС	Ρ	Low power regulator output voltage	After trimming $T_A = 25 \ ^{\circ}C$	1.21	1.27	—	V
I _{LPREG}	SR		Low power regulator current provided to V _{DD_LV} domain	—		—	50	mA

 Table 22. Voltage regulator electrical characteristics

Symbol		С	Parameter	Conditions ¹	Value ²			Uni
Symbol		C	Faiametei	Conditions	Min	Тур	Max	
I _{LPREGINT}	CC	D	Low power regulator module current consumption	I _{LPREG} = 15 mA; T _A = 55 °C	-	_	600	μA
				I _{LPREG} = 0 mA; T _A = 55 °C	—	20	—	
I _{VREGREF}	СС	D	Main LVDs and reference current consumption (low power and main regulator switched off)	T _A = 55 °C	_	2	_	μA
I _{VREDLVD12}	СС	D	Main LVD current consumption (switch-off during standby)	T _A = 55 °C	_	1	—	μA
I _{DD_HV_A}	СС	D	In-rush current on V _{DD_BV} during power-up	_	-	—	600 ³	mA

Table 22. Voltage regulator electrical characteristics (continued)

NOTES:

¹ V_{DD-HV_A} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

² All values need to be confirmed during device validation.

 3 Inrush current is seen more like steps of 600 mA peak. The startup of the regulator happens in steps of 50 mV in ~25 steps to reach ~1.2 V V_{DD LV}. Each step peak current is within 600 mA

4.8.3 Voltage monitor electrical characteristics

The device implements a Power-on Reset module to ensure correct power-up initialization, as well as four low voltage detectors to monitor the $V_{DD_{-}HV_{-}A}$ and the $V_{DD_{-}LV}$ voltage while device is supplied:

- POR monitors V_{DD_HV_A} during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors $V_{DD HV A}$ to ensure device is reset below minimum functional supply
- LVDHV5 monitors $V_{DD HV A}$ when application uses device in the 5.0 V±10% range
- LVDLVCOR monitors power domain No. 1 (PD1)
- LVDLVBKP monitors power domain No. 0 (PD0). VDD_LV is same as PD0 supply.

NOTE

When enabled, PD2 (RAM retention) is monitored through LVD_DIGBKP.



Figure 9. Low voltage monitor vs. Reset

Symbol		с	Parameter	Conditions ¹	Value ²			Unit
Gymbol		Ŭ	ranneter			Тур	Max	onn
V _{PORUP}	SR	Ρ	Supply for functional POR module	—	1.0		5.5	
V _{PORH}	СС	Ρ	Power-on reset threshold	—	1.5	—	2.6	
V _{LVDHV3H}	СС	Т	LVDHV3 low voltage detector high threshold	—	2.7	—	2.85	
V _{LVDHV3L}	СС	Т	LVDHV3 low voltage detector low threshold	—	2.6		2.74	V
V _{LVDHV5H}	СС	Т	LVDHV5 low voltage detector high threshold	—	4.3	—	4.5	
V _{LVDHV5L}	СС	Т	LVDHV5 low voltage detector low threshold	—	4.2	—	4.4	
V _{LVDLVCORL}	СС	Ρ	LVDLVCOR low voltage detector low threshold	T _A = 25 °C,	1.12	1.145	1.17	
V _{LVDLVBKPL}	СС	Ρ	LVDLVBKP low voltage detector low threshold	after trimming	1.12	1.145	1.17	

Table 23. Low voltage monitor	electrical characteristics
-------------------------------	----------------------------

NOTES: ¹ V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified.

² All values need to be confirmed during device validation.

4.9 Low voltage domain power consumption

Table 24 provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.

Symbol		с	Parameter	Condi	tions ²		Value	ŀ	Unit
Symbol		C	Farameter	Condi	10115	Min	Typ ³		
I _{DDMAX} 5	СС	D	RUN mode maximum average current	_	_	-	210	300 ^{6,7}	mA
I _{DDRUN}	СС	Ρ	RUN mode typical average	at 120 MHz	T _A = 25 °C	—	150	200 ⁹	mA
		D	current ⁸	at 80 MHz	T _A = 25 °C	—	110 ⁸	150 ¹⁰	mA
		С		at 120 MHz	T _A = 125 °C	-	180	270	mA
I _{DDHALT}	СС	Ρ	HALT mode current ¹¹	at 120 MHz	T _A = 25 °C	-	20	27	mA
		С		at 120 MHz	T _A = 125 °C	-	35	113	mA
IDDSTOP	СС	Ρ	STOP mode current ¹²	No clocks active	T _A = 25 °C	-	0.4	3	mA
		С			T _A = 125 °C	-	16	95	mA
I _{DDSTDBY3}	СС	Ρ	STANDBY3 mode	No clocks active	T _A = 25 °C	—	50	99	μΑ
(96 KB RAM retained)		С	current ¹³		T _A = 125 °C	—	630	3200	μA
IDDSTDBY2	СС	С	STANDBY2 mode	No clocks active	T _A = 25 °C	—	40	94	μA
(64 KB RAM retained)		С	current ¹⁴		T _A = 125 °C	—	500	2500	μA
I _{DDSTDBY1}	СС	С	STANDBY1 mode	No clocks active	T _A = 25 °C	-	25	87	μA
(8 KB RAM retained)		С	current ¹⁵		T _A = 125 °C	—	230	1250	μA
Adders in LP	СС	Т	32 KHz OSC		T _A = 25 °C	—	—	5	μA
mode			4–40 MHz OSC		T _A = 25 °C	-		3	mA
			16 MHz IRC		T _A = 25 °C	- 1	—	500	μA
			128 KHz IRC		T _A = 25 °C	—		5	μΑ

Table 24. Low voltage power domain electrical characteristics¹

NOTES:

¹ Except for I_{DDMAX}, all the current values are total current drawn from V_{DD_HV_A}.

- 2 V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified All temperatures are based on an ambient temperature.
- ³ Target typical current consumption for the following typical operating conditions and configuration. Process = typical, Voltage = 1.2 V.
- ⁴ Target maximum current consumption for mode observed under typical operating conditions. Process = Fast, Voltage = 1.32 V.
- ⁵ Running consumption is given on voltage regulator supply (V_{DDREG}). It does not include consumption linked to I/Os toggling. This value is highly dependent on the application. The given value is thought to be a worst case value with all cores and peripherals running, and code fetched from code flash while modify operation on-going on data flash. It is to be noticed that this value can be significantly reduced by application: switch-off not used peripherals (default), reduce peripheral frequency through internal prescaler, fetch from RAM most used functions, use low power mode when possible.
- ⁶ Higher current may sunk by device during power-up and standby exit. Please refer to in rush current in Table 22.
- ⁷ Maximum "allowed" current is package dependent.
- ⁸ Only for the "P" classification: Code fetched from RAM: Serial IPs CAN and LIN in loop back mode, DSPI as Master, PLL as system Clock (4 x Multiplier) peripherals on (eMIOS/CTU/ADC) and running at max frequency, periodic SW/WDG timer reset enabled. RUN current measured with typical application with accesses on both code flash and RAM.

⁹ Subject to change, Configuration: 1 × e200z4d + 4 kbit/s Cache, 1 × e200z0h (1/2 system frequency), CSE, 1 × eDMA (10 ch.), 6 × FlexCAN (4 × 500 kbit/s, 2 × 125 kbit/s), 4 × LINFlexD (20 kbit/s), 6 × DSPI (2 × 2 Mbit/s, 3 × 4 Mbit/s, 1 × 10 Mbit/s), 16 × Timed I/O, 16 × ADC Input, 1 × FlexRay (2 ch., 10 Mbit/s), 1 × FEC (100 Mbit/s), 1 × RTC, 4 PIT channels, 1 × SWT, 1 × STM. For lower pin count packages reduce the amount of timed I/O's and ADC channels. RUN current measured with typical application with accesses on both code flash and RAM.

¹⁰ This value is obtained from limited sample set.

- ¹¹ Data Flash Power Down. Code Flash in Low Power. SIRC 128 kHz and FIRC 16 MHz ON. 16 MHz XTAL clock. FlexCAN: instances: 0, 1, 2 ON (clocked but no reception or transmission), instances: 4, 5, 6 clocks gated. LINFlex: instances: 0, 1, 2 ON (clocked but no reception or transmission), instance: 3-9 clocks gated. eMIOS: instance: 0 ON (16 channels on PA[0]-PA[11] and PC[12]-PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication, instance: 1-7 clocks gated). RTC/API ON. PIT ON. STM ON. ADC ON but no conversion except 2 analog watchdogs.
- ¹² Only for the "P" classification: No clock, FIRC 16 MHz OFF, SIRC128 kHz ON, PLL OFF, HPvreg OFF, LPVreg ON. All possible peripherals off and clock gated. Flash in power down mode.
- ¹³ Only for the "P" classification: LPreg ON, HPVreg OFF, 96 KB RAM ON, device configured for minimum consumption, all possible modules switched-off.
- ¹⁴ Only for the "P" classification: LPreg ON, HPVreg OFF, 64 KB RAM ON, device configured for minimum consumption, all possible modules switched-off.
- ¹⁵ LPreg ON, HPVreg OFF, 8 KB RAM ON, device configured for minimum consumption, all possible modules switched OFF.

4.10 Flash memory electrical characteristics

4.10.1 **Program/Erase characteristics**

Table 25 shows the code flash memory program and erase characteristics.

Table 25. Code flash memory—Program and erase specifications

					Value				
Symbol		С	Parameter	Min	Typ ¹	Initial max ²	Max ³	Unit	
T _{dwprogram}			Double word (64 bits) program time ⁴		18	50	500	μs	
T _{16Kpperase}		С	16 KB block pre-program and erase time		200	500	5000	ms	
T _{32Kpperase}			32 KB block pre-program and erase time	_	300	600	5000	ms	
T _{128Kpperase}			128 KB block pre-program and erase time	_	600	1300	5000	ms	
T _{eslat}	сс	D	Erase Suspend Latency		_	30	30	μs	
t _{ESRT} 5		С	Erase Suspend Request Rate	20	—	_	_	ms	
t _{PABT}		D	Program Abort Latency	_	—	10	10	μs	
t _{EAPT}		D	Erase Abort Latency		—	30	30	μs	

NOTES:

Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

- ² Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.
- ³ The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.
- ⁴ Actual hardware programming times. This does not include software overhead.
- ⁵ It is Time between erase suspend resume and the next erase suspend request.

MPC5646C Data Sheet, Rev.6

Table 26 shows the data flash memory program and erase characteristics.

				Value				
Symbol		С	Parameter	Min	Typ ¹	Initial max ²	Max ³	Unit
T _{wprogram}		_	Word (32 bits) program time ⁴	—	30	70	500	μs
T _{16Kpperase}		С	16 KB block pre-program and erase time	_	700	800	5000	ms
T _{eslat}	~	D	Erase Suspend Latency	_	—	30	30	μs
t _{ESRT} 5	СС	С	Erase Suspend Request Rate	10	_	—		ms
t _{PABT}		D	Program Abort Latency		_	12	12	μs
t _{EAPT}		D	Erase Abort Latency	_	—	30	30	μs

NOTES:

Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

² Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

³ The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

⁴ Actual hardware programming times. This does not include software overhead.

⁵ It is time between erase suspend resume and next erase suspend.

Symbo	ol	с	Parameter	Conditions	Va	lue	Unit
Cymb	01	Ŭ	i arameter	Conditions	Min	Тур	Onic
P/E	CC	С	Number of program/erase cycles per block for 16 Kbyte blocks over the operating temperature range (T _J)	_	100,000	100,000	cycles
			Number of program/erase cycles per block for 32 Kbyte blocks over the operating temperature range (T _J)	_	10,000	100,000	cycles
			Number of program/erase cycles per block for 128 Kbyte blocks over the operating temperature range (T _J)	_	1,000	100,000	cycles
Retention	СС	С	Minimum data retention at 85 °C average ambient temperature ¹	Blocks with 0–1,000 P/E cycles	20		years
				Blocks with 10,000 P/E cycles	10	_	years
				Blocks with 100,000 P/E cycles	5	—	years

Table 27. Flash memory module life

NOTES:

¹ Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.

ECC circuitry provides correction of single bit faults and is used to improve further automotive reliability results. Some units will experience single bit corrections throughout the life of the product with no impact to product reliability.

				Conditions ²		Frequency	
Sym	bol	С	Parameter	Code flash memory	e flash Data flash range mory memory		Unit
f _{READ}	CC	Ρ	Maximum frequency for Flash reading	5 wait states	13 wait states	120 —100	
		С		4 wait states	11 wait states	100—80	MHz
		D		3 wait states	9 wait states	80—64	
		С		2 wait states	7 wait states	64—40	
		С		1 wait states	4 wait states	40—20	
		С		0 wait states	2 wait states	20—0	

Table 28. Flash memory read access timing¹

NOTES:

¹ Max speed is the maximum speed allowed including PLL frequency modulation (FM).

 $^2~$ V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified.

4.10.2 Flash memory power supply DC characteristics

Table 29 shows the flash memory power supply DC characteristics on external supply.

Table 29. Flash memory power s	supply DC electrical	characteristics
--------------------------------	----------------------	-----------------

Symbo	ı	Parameter	Conditions ¹		,	Value ²	2	Unit
Cymbe	•	i didineter	Conditions	Min Typ Ma				
I _{CFREAD} ³	СС	Sum of the current consumption on $V_{DD_HV_A}$ on read access	Flash memory module read $f_{CPU} = 120 \text{ MHz} + 2\%^4$	Code flash memory			33	mA
I _{DFREAD} ⁽³⁾				Data flash memory			13	, ,
I _{CFMOD} ⁽³⁾	СС	Sum of the current consumption on $V_{DD_HV_A}$ (program/erase)	Program/Erase on-going while reading flash memory	Code flash memory			52	mA
I _{DFMOD} ⁽³⁾			registers f _{CPU} = 120 MHz + 2% ⁽⁴⁾	Data flash memory			13	, ,
I _{CFLPW} ⁽³⁾		Sum of the current consumption on $V_{DD_HV_A}$ during flash memory low power mode		Code flash memory			1.1	mA
I _{CFPWD} ⁽³⁾	СС	Sum of the current consumption on $V_{DD_HV_A}$ during flash		Code flash memory			150	μA
I _{DFPWD} ⁽³⁾		memory power down mode		Data flash memory			150	

NOTES: ¹ $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125 °C, unless otherwise specified. ² All values need to be confirmed during device validation.

- ³ Data based on characterization results, not tested in production.
- ⁴ f_{CPU} 120 MHz + 2% can be achieved over full temperature 125 °C ambient, 150 °C junction temperature.

4.10.3 Flash memory start-up/switch-off timings

Table 30. Start-up time/Switch-off time

Symbol	Symbol C Parameter			Conditions ¹	Value				
Gymbol		Č	Farameter		Conditions	Min	Тур	Мах	Unit
T _{FLARSTEXIT}	СС	D	Delay for flash memory module to exit reset mode	Code flash memory	_			125	
				Data flash memory		_			
T _{FLALPEXIT}	СС	Т	Delay for flash memory module to exit low-power mode	Code flash memory	_	_		0.5	μs
T _{FLAPDEXIT}	СС	Т	Delay for flash memory module to exit power-down mode	Code flash memory	_			30	
				Data flash memory		_	—		
T _{FLALPENTRY}	СС	Т	Delay for flash memory module to enter low-power mode	Code flash memory	_	_	—	0.5	

NOTES:

 V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

4.11 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

4.11.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user apply EMC software optimization and pre-qualification tests in relation with the EMC level requested for the application.

- Software recommendations The software flowchart must include the management of runaway conditions such as:
 - Corrupted program counter
 - Unexpected reset
 - Critical data corruption (control registers)
- Pre-qualification trials Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring.

4.11.2 Electromagnetic interference (EMI)

The product is monitored in terms of emission based on a typical application. This emission test conforms to the IEC61967-1 standard, which specifies the general conditions for EMI measurements.

Symbol		C	c	с	Parameter	Conditions			Value			
		Ŭ	i urumeter	Contanione		Min	Тур	Мах	Unit			
	SR		Scan range	_		0.150		1000	MHz			
f _{CPU}	SR		Operating frequency	_		—	120	—	MHz			
V _{DD_LV}	SR		LV operating voltages	_		—	1.28	—	V			
S _{EMI}	СС	Т	Peak level	LQFP176 package	No PLL frequency modulation	—	_	18	dBµV			
				Test conforming to IEC 61967-2, f _{OSC} = 40 MHz/f _{CPU} = 120 MHz	± 2% PLL frequency modulation	—		14 ³	dBµV			

Table 31. EMI radiated emission measurement^{1,2}

NOTES:

¹ EMI testing and I/O port waveforms per IEC 61967-1, -2, -4.

² For information on conducted emission and susceptibility measurement (norm IEC 61967-4), please contact your local marketing representative.

³ All values need to be confirmed during device validation.

4.11.3 Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity.

4.11.3.1 Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard.

Symbol	Ratings Conditions		Class	Max value ³	Unit
	Electrostatic discharge voltage (Human Body Model)	$T_A = 25 \ ^{\circ}C$ conforming to AEC-Q100-002	H1C	2000	V
	Electrostatic discharge voltage (Machine Model)	T _A = 25 °C conforming to AEC-Q100-003	M2	200	
V _{ESD(CDM)}	Electrostatic discharge voltage (Charged Device Model)	$T_A = 25 \degree C$ conforming to AEC-Q100-011	C3A	500 750 (corners)	

Table 32. ESD absolute maximum ratings^{1,2}

NOTES:

- All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.
- ² A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.
- ³ Data based on characterization results, not tested in production.

4.11.3.2 Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply over-voltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

Table 33. Latch-up results

ſ	Symbol	Parameter	Conditions	Class
	LU		$T_A = 125 \ ^{\circ}C$ conforming to JESD 78	II level A

4.12 Fast external crystal oscillator (4–40 MHz) electrical characteristics

The device provides an oscillator/resonator driver. Figure 10 describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

Table 34 provides the parameter description of 4 MHz to 40 MHz crystals used for the design simulations.



Figure 10. Crystal oscillator and resonator connection scheme

NOTE

XTAL/EXTAL must not be directly used to drive external circuits.

Nominal frequency (MHz)	NDK crystal reference	Crystal equivalent series resistance ESR Ω	Crystal motional capacitance (C _m) fF	Crystal motional inductance (L _m) mH	Load on xtalin/xtalout C1 = C2 (pF) ¹	Shunt capacitance between xtalout and xtalin C0 ² (pF)
4	NX8045GB	300	2.68	591.0	21	2.93
8	NX5032GA	300	2.46	160.7	17	3.01
10		150	2.93	86.6	15	2.91
12		120	3.11	56.5	15	2.93
16		120	3.90	25.3	10	3.00
40	NX5032GA	50	6.18	2.56	8	3.49

Table 34. Crystal description

NOTES:

The values specified for C1 and C2 are the same as used in simulations. It should be ensured that the testing includes all the parasitics (from the board, probe, crystal, etc.) as the AC / transient behavior depends upon them.

² The value of C0 specified here includes 2 pF additional capacitance for parasitics (to be seen with bond-pads, package, etc.).



Figure 11. Fast external crystal osci	llator (4 to 40 MHz) electrical characteristics
---------------------------------------	---

Symbo	I	C	C Parameter Conditions ¹			Unit		
Symbol		C	Farameter	Conditions	Min	Тур	Max	
f _{FXOSC}	SR		Fast external crystal oscillator frequency	—	4.0	-	40.0	MHz
g _{mFXOSC}	СС	С	Fast external crystal	V _{DD} = 3.3 V ± 10%	4 ³	-	20 ³	mA/V
			oscillator transconductance	V _{DD} = 5.0 V ± 10%	4 ³	—	20 ³	
V _{FXOSC}	CC	Т	Oscillation amplitude at EXTAL	$f_{OSC} = 40 \text{ MHz}$ For both V _{DD} = 3.3 V ± 10%, V _{DD} = 5.0 V ± 10%	_	0.95	—	V
V _{FXOSCOP}	СС	Ρ	Oscillation operating point	—	—	1.8		V
I _{FXOSC} ,4	СС	Т	Fast external crystal oscillator	$V_{DD} = 3.3 V \pm 10\%,$ $f_{OSC} = 40 \text{ MHz}$	_	2	2.2	
			consumption	$V_{DD} = 5.0 V \pm 10\%,$ $f_{OSC} = 40 MHz$	_	2.3	2.5	mA
				$V_{DD} = 3.3 V \pm 10\%,$ $f_{OSC} = 16 MHz$	—	1.3	1.5	
				$V_{DD} = 5.0 V \pm 10\%,$ $f_{OSC} = 16 MHz$	—	1.6	1.8	
T _{FXOSCSU}	CC	Т	Fast external crystal oscillator start-up time	$f_{OSC} = 40 \text{ MHz}$ For both V _{DD} = 3.3 V ± 10%, V _{DD} = 5.0 V ± 10%	_	—	5	ms

Table 35. Fast external crystal oscillator (4 to 40 MHz) electrical characteristics

Symbol		C	C	с	Parameter	Conditions ¹	Value ²			
		Ŭ	Farameter	Conditions	Min	Тур	Мах	Unit		
V _{IH}	SR	Ρ	Input high level CMOS (Schmitt Trigger)	Oscillator bypass mode	0.65V _{DD_HV_A}	_	V _{DD_HV_A} + 0.4	V		
V _{IL}	SR	Ρ	Input low level CMOS (Schmitt Trigger)	Oscillator bypass mode	-0.3	_	0.35V _{DD_HV_A}	V		

Table 35. Fast external crystal oscillator (4 to 40 MHz) electrical characteristics

NOTES: ¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

² All values need to be confirmed during device validation.

³ Based on ATE Cz

⁴ Stated values take into account only analog module consumption but not the digital contributor (clock tree and enabled peripherals).

4.13 Slow external crystal oscillator (32 kHz) electrical characteristics

The device provides a low power oscillator/resonator driver.



Figure 12. Crystal oscillator and resonator connection scheme

NOTE

OSC32K_XTAL/OSC32K_EXTAL must not be directly used to drive external circuits.



Figure 13. Equivalent circuit of a quartz crystal

Table 36	. Crystal	motional	characteristics ¹
----------	-----------	----------	------------------------------

Symbol	Parameter	Conditions		Unit		
Symbol	raiametei	Conditions	Min	Тур	Max	
L _m	Motional inductance	—	_	11.796		KH
C _m	Motional capacitance	—		2		fF
C1/C2	Load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground ²	_	18	—	28	pF
R _m ³	Motional resistance	AC coupled @ C0 = 2.85 pF^4	—	—	65	kΩ
		AC coupled @ $C0 = 4.9 \text{ pF}^{(4)}$		—	50	
		AC coupled @ $C0 = 7.0 \text{ pF}^{(4)}$	_	—	35	
		AC coupled @ $C0 = 9.0 \text{ pF}^{(4)}$	_	—	30	

NOTES: ¹ The crystal used is Epson Toyocom MC306.

 $^2\,$ This is the recommended range of load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground. It includes all the parasitics due to board traces, crystal and package.

 3 Maximum ESR (Rm) of the crystal is 50 k\Omega.

⁴ C0 Includes a parasitic capacitance of 2.0 pF between OSC32K_XTAL and OSC32K_EXTAL pins.


Figure 14. Slow external crystal oscillator (32 kHz) electrical characteristics

Symbol		с	Parameter	Conditions ¹		Value ²		Unit
Symbol		C	raianietei	Conditions	Min	Тур	Max	
f _{sxosc}	SR		Slow external crystal oscillator frequency	_	32	32.768	40	kHz
9 _{mSXOSC}	СС	—	Slow external crystal oscillator	$V_{DD} = 3.3 V \pm 10\%,$	13 ³	—	33 ³	µA/V
			transconductance	$V_{DD} = 5.0 \text{ V} \pm 10\%$	15 ³	—	35 ³	
V _{SXOSC}	СС	Т	Oscillation amplitude	_	1.2	1.4	1.7	V
I _{SXOSCBIAS}	СС	Т	Oscillation bias current	_	1.2	—	4.4	μΑ
I _{SXOSC}	СС	Т	Slow external crystal oscillator consumption	—	—	—	7	μA
T _{SXOSCSU}	СС	Т	Slow external crystal oscillator start-up time	_	—	—	2 ⁴	S

Table 37. 9	Slow external cry	vstal oscillator ((32 kHz)	electrical characteristics
		ystar osoniator (

NOTES:

 1 V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

 2 All values need to be confirmed during device validation.

³ Based on ATE CZ

⁴ Start-up time has been measured with EPSON TOYOCOM MC306 crystal. Variation may be seen with other crystal.

4.14 FMPLL electrical characteristics

The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver.

Symbo		с	Parameter	Conditions ¹		Valu	e ²	Unit
Gymb	51	Ŭ	i didineter	Conditions	Min	Тур	Max	onic
f _{PLLIN}	SR		FMPLL reference clock ³	_	4		64	MHz
Δ_{PLLIN}	SR		FMPLL reference clock duty cycle ⁽³⁾	_	40	—	60	%
fpllout	СС	Ρ	FMPLL output clock frequency	_	16	—	120	MHz
f _{CPU}	SR		System clock frequency	—	_		120 + 2% ⁴	MHz
f _{FREE}	СС	Ρ	Free-running frequency	—	20		150	MHz
t _{LOCK}	СС	Ρ	FMPLL lock time	Stable oscillator (f _{PLLIN} = 16 MHz)		40	100	μs
Δt _{LTJIT}	СС		FMPLL long term jitter	f _{PLLIN} = 40 MHz (resonator), f _{PLLCLK} @ 120 MHz, 4000 cycles	—	—	6 (for < 1ppm)	ns
I _{PLL}	СС	С	FMPLL consumption	T _A = 25 °C	_	—	3	mA

Table 38. FMPLL electrical characteristics

NOTES: ¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

² All values need to be confirmed during device validation.

³ PLLIN clock retrieved directly from 4-40 MHz XOSC or 16 MIRC. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify f_{PLLIN} and Δ_{PLLIN} .

 $^4~$ f_{CPU} 120 + 2% MHz can be achieved at 125 °C.

Fast internal RC oscillator (16 MHz) electrical characteristics 4.15

The device provides a 16 MHz main internal RC oscillator. This is used as the default clock at the power-up of the device and can also be used as input to PLL.

Symbol		с	Parameter	Conditions ¹		Value ²		Unit
Cymbol		Ŭ	i di dificici	Conditions	Min	Тур	Мах	onne
f _{FIRC}	СС	Ρ	Fast internal RC oscillator high	T _A = 25 °C, trimmed	—	16		MHz
	SR		frequency	_	12		20	
I _{FIRCRUN} ^{3,}	СС	Т	Fast internal RC oscillator high frequency current in running mode	T _A = 25 °C, trimmed	—	_	200	μA
I _{FIRCPWD}	СС	D	Fast internal RC oscillator high	T _A = 25 °C	—		100	nA
		D	frequency current in power down mode	T _A = 55 °C	—		200	nA
		D		T _A = 125 °C	_	_	1	μA

Table 39. Fast internal RC oscillator (16 MHz) electrical characteristics

Symbol	1	с	Parameter		onditions ¹		Value ²		Unit
Gymbol		Ŭ	i di diffeter			Min	Тур	Мах	Unit
I _{FIRCSTOP}	СС	Т	Fast internal RC oscillator high	T _A = 25 °C	sysclk = off	_	500	_	μA
			frequency and system clock current in stop mode		sysclk = 2 MHz	—	600		
					sysclk = 4 MHz	_	700	_	
					sysclk = 8 MHz	_	900	_	
					sysclk = 16 MHz	—	1250		
T _{FIRCSU}	СС	С	Fast internal RC oscillator	T _A = 55 °C	$V_{DD} = 5.0 \text{ V} \pm 10\%$	_		2.0	μs
			start-up time		$V_{DD} = 3.3 \text{ V} \pm 10\%$	_		5	
		_		T _A = 125 °C	$V_{DD} = 5.0 \text{ V} \pm 10\%$	—		2.0	
		_			$V_{DD} = 3.3 \text{ V} \pm 10\%$	_		5	
[∆] fircpre	СС	С	Fast internal RC oscillator precision after software trimming of f _{FIRC}	Т	_A = 25 °C	-1		+1	%
	CC	С	Fast internal RC oscillator trimming step	Т	_A = 25 °C	—	1.6		%
	CC	С	Fast internal RC oscillator variation over temperature and supply with respect to f_{FIRC} at $T_A = 25$ °C in high-frequency configuration		_	-5		+5	%

Table 39. Fast internal RC oscillator (16 MHz) electrical characteristics

NOTES: ¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

² All values need to be confirmed during device validation.

³ This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

4.16 Slow internal RC oscillator (128 kHz) electrical characteristics

The device provides a 128 kHz low power internal RC oscillator. This can be used as the reference clock for the RTC module.

Symbol		с	Parameter	Conditions ¹		Value ²		Unit
Cymbol		Ŭ	i di dificici			Min Typ Max		onn
f _{SIRC}	СС		Slow internal RC oscillator low	$T_A = 25 \ ^\circ C$, trimmed	_	128	_	kHz
	SR		frequency	untrimmed, across temperatures	84	—	205	
I _{SIRC} ^{3,}	СС		Slow internal RC oscillator low frequency current	T _A = 25 °C, trimmed	—	_	5	μA

Table 40. Slow internal RC oscillator (128 kHz) electrical characteristics

Symbol		с	Parameter	Conditions ¹		Value ²		Unit
Gymbol		Ŭ	i arameter	Conditions	Min	Тур	Max	onne
T _{SIRCSU}	СС	Ρ	Slow internal RC oscillator start-up time	$T_A = 25 \text{ °C}, V_{DD} = 5.0 \text{ V} \pm 10\%$		8	12	μs
$\Delta_{SIRCPRE}$	СС	С	Slow internal RC oscillator precision after software trimming of f _{SIRC}	T _A = 25 °C	-2	—	+2	%
$\Delta_{SIRCTRIM}$	СС	С	Slow internal RC oscillator trimming step	_		2.7	—	
$\Delta_{SIRCVAR}$	СС	С	Variation in f _{SIRC} across temperature and fluctuation in supply voltage, post trimming	_	-10	—	+10	%

NOTES: ¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

² All values need to be confirmed during device validation.

³ This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

4.17 **ADC** electrical characteristics

4.17.1 Introduction

The device provides two Successive Approximation Register (SAR) analog-to-digital converters (10-bit and 12-bit).

NOTE

Due to ADC limitations, the two ADCs cannot sample a shared channel at the same time i.e., their sampling windows cannot overlap if a shared channel is selected. If this is done, neither of the ADCs can guarantee their conversion accuracies.



Figure 15. ADC_0 characteristic and error definitions

4.17.1.1 Input impedance and ADC accuracy

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device, can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; furthermore, it sources charge during the sampling phase, when the analog signal source is a high-impedance source. A real filter, can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC Filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: being CS and Cp₂ substantially two switched capacitances, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1MHz, with CS+Cp₂ equal to 3pF, a resistance of 330K Ω is obtained (Reqiv = 1 / (fc*(CS+Cp₂)), where fc represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on CS+Cp₂) and the sum of R_S + R_F, the external circuit must be designed to respect the following relation

Eqn. 4

$$V_A \bullet \frac{R_S + R_F}{R_{EQ}} < \frac{1}{2}LSB$$

The formula above provides a constraint for external network design, in particular on resistive path.



Figure 16. Input equivalent circuit (precise channels)



Figure 17. Input equivalent circuit (extended channels)

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C_F , C_{P1} and C_{P2} initially charged at the source voltage V_A (refer to the equivalent circuit reported in Figure 16): when the sampling phase is started (A/D switch close), a charge sharing phenomena is installed.



Figure 18. Transient behavior during sampling phase

In particular two different transient periods can be distinguished:

• A first and quick charge transfer from the internal capacitance C_{P1} and C_{P2} to the sampling capacitance C_S occurs (C_S is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which C_{P2} is reported in parallel to C_{P1} (call $C_P = C_{P1} + C_{P2}$), the two capacitances C_P and C_S are in series, and the time constant is

$$\tau_1 = (R_{SW} + R_{AD}) \bullet \frac{C_P \bullet C_S}{C_P + C_S}$$

MPC5646C Data Sheet, Rev.6

Eqn. 5

This relation can again be simplified considering C_S as an additional worst condition. In reality, transient is faster, but the A/D converter circuitry has been designed to be robust also in very worst case: the sampling time T_s is always much longer than the internal time constant.

Eqn. 6

$$\tau_1 < (\mathbf{R}_{SW} + \mathbf{R}_{AD}) \bullet \mathbf{C}_S \ll T_S$$

The charge of C_{P1} and C_{P2} is redistributed on C_S , determining a new value of the voltage V_{A1} on the capacitance according to the following equation

$$V_{A1} \bullet (C_S + C_{P1} + C_{P2}) = V_A \bullet (C_{P1} + C_{P2})$$
 Eqn. 7

• A second charge transfer involves also C_F (that is typically bigger than the on-chip capacitance) through the resistance RL: again considering the worst case in which C_{P2} and C_S were in parallel to C_{P1} (since the time constant in reality would be faster), the time constant is:

$$\tau_2 < R_L \bullet (C_S + C_{P1} + C_{P2})$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time T_S , a constraints on R_L sizing is obtained:

Eqn. 9
8.5 •
$$\tau_2 = 8.5 • R_I • (C_S + C_{P1} + C_{P2}) < T_S$$

Of course, R_L shall be sized also according to the current limitation constraints, in combination with R_S (source impedance) and R_F (filter resistance). Being C_F definitively bigger than C_{P1} , C_{P2} and C_S , then the final voltage V_{A2} (at the end of the charge transfer transient) will be much higher than V_{A1} . The following equation must be respected (charge balance assuming now C_S already charged at V_{A1}):

Eqn. 10

$$V_{A2} \bullet (C_S + C_{P1} + C_{P2} + C_F) = V_A \bullet C_F + V_{A1} \bullet (C_{P1} + C_{P2} + C_S)$$

The two transients above are not influenced by the voltage source that, due to the presence of the R_FC_F filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant R_FC_F of the filter is very high with respect to the sampling time (T_S). The filter is typically designed to act as anti-aliasing



Figure 19. Spectral representation of input signal

Calling f_0 the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter, f_F), according to the Nyquist theorem the conversion rate f_C must be at least $2f_0$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (T_C). Again the conversion period T_C is longer than the sampling time T_S , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter R_FC_F is definitively much higher than the sampling time T_S , so the charge level on C_S cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive Equation 11 between the ideal and real sampled voltage on C_S :

Eqn. 11

 $\frac{V_{A2}}{V_A} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$

From this formula, in the worst case (when V_A is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on C_F value:

ADC_0 (10-bit) Eqn. 12

$$C_F > 2048 \cdot C_S$$

ADC_1 (12-bit) Eqn. 13
 $C_F > 8192 \cdot C_S$

MPC5646C Data Sheet, Rev.6

4.17.1.2 ADC electrical characteristics

Sym	bol	0	Parameter		Conditions		Value		Unit
Sym	1001	C	Falameter		Conditions	Min	Тур	Max	Unit
I_{LKG}	СС	С	Input leakage current	$T_A = -40 \ ^\circ C$	No current injection on adjacent pin	—	1	_	nA
		С		T _A = 25 °C		-	1	_	
		С		T _A = 105 °C		_	8	200	
		Ρ		T _A = 125 °C		_	45	400	

Table 41. ADC input leakage current

Table 42. ADC conversion characteristics (10-bit ADC_0)

Symbo		с	Parameter	Conditions ¹		Value)	Unit
Symbo	1	C	Farameter	Conditions	Min	Тур	Max	Unit
V _{SS_ADC0}	SR		Voltage on VSS_HV_ADC0 (ADC_0 reference) pin with respect to ground (V _{SS_HV}) ²	_	-0.1		0.1	V
V _{DD_ADC0}	SR	_	Voltage on VDD_HV_ADC0 pin (ADC_0 reference) with respect to ground (V _{SS_HV})	_	V _{DD_HV_A} – 0.1	_	V _{DD_HV_A} + 0.1	V
V _{AINx}	SR		Analog input voltage ³	_	$V_{SS_ADC0} - 0.1$		V _{DD_ADC0} + 0.1	V
f _{ADC0}	SR		ADC_0 analog frequency	_	6	_	32 + 2%	MHz
t _{ADC0_PU}	SR	—	ADC_0 power up delay	_		—	1.5	μs
t _{ADC0_S}	СС	Т	Sample time ⁴	$f_{ADC} = 32 \text{ MHz}$	500	_		ns
t _{ADC0_C}	СС	Ρ	Conversion time ^{5,6}	f _{ADC} = 32 MHz	0.625	_		μs
				f _{ADC} = 30 MHz	0.700			
C _S	СС	D	ADC_0 input sampling capacitance	_	—		3	pF
C _{P1}	СС	D	ADC_0 input pin capacitance 1	_	—	_	3	pF
C _{P2}	сс	D	ADC_0 input pin capacitance 2	_	—	—	1	pF
C _{P3}	сс	D	ADC_0 input pin capacitance 3	_			1	pF
R _{SW1}	сс	D	Internal resistance of analog source	_			3	kΩ

Sumba		с	Parameter	Condit	ional		Value		Unit
Symbo)	C	Parameter	Condit		Min	Тур	Max	
R _{SW2}	СС	D	Internal resistance of analog source	_	-	—	—	2	kΩ
R _{AD}	СС	D	Internal resistance of analog source	_	-	—	—	2	kΩ
۱ _{INJ} 7	SR	—	Input current Injection	injection on	V _{DD} = 3.3 V ± 10%	-5	—	5	mA
				one ADC_0 input, different from the converted one	V _{DD} = 5.0 V ± 10%	-5	-	5	
INL	СС	Т	Absolute value for integral non-linearity	No overload		—	0.5	1.5	LSB
DNL	СС	Т	Absolute differential non-linearity	No overload		—	0.5	1.0	LSB
OFS	CC	Т	Absolute offset error	_	-	_	0.5	_	LSB
GNE	СС	Т	Absolute gain error	_	-	—	0.6		LSB
TUEP	СС	Ρ	Total unadjusted	Without curren	t injection	-2	0.6	2	LSB
		Т	error ⁸ for precise channels, input only pins	With current in	jection	-3		3	
TUEX	СС	Т	Total unadjusted	Without curren	t injection	-3	1	3	LSB
		Т	error ⁽⁸⁾ for extended channel	With current in	jection	-4		4	

Table 42. ADC conversion characteristics (10-bit ADC_0) (continued)

NOTES:

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

 2 Analog and digital V_{SS HV} must be common (to be tied together externally).

³ V_{AINx} may exceed V_{SS_ADC0} and V_{DD_ADC0} limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0x3FF.

- ⁴ During the sample time the input capacitance C_S can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_{ADC0_S} . After the end of the sample time t_{ADC0_S} , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_{ADC0_S} depend on programming.
- ⁵ This parameter does not include the sample time t_{ADC0_S}, but only the time for determining the digital result and the time to load the result's register with the conversion result
- ⁶ Refer to ADC conversion table for detailed calculations.

⁷ PB10 should not have any current injected. It can disturb accuracy on other ADC_0 pins.

⁸ Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.



Figure 20. ADC_1 characteristic and error definitions

Co conce la	al		Deverator	Conditions ¹		Value		11
Symb	01	С	Parameter	Conditions	Min	Тур	Max	Unit
V _{SS_ADC1}	SR	-	Voltage on VSS_HV_ADC1 (ADC_1 reference) pin with respect to ground (V _{SS_HV}) ²	_	-0.1		0.1	V
V _{DD_ADC1} ³	SR	_	Voltage on VDD_HV_ADC1 pin (ADC_1 reference) with respect to ground (V _{SS_HV})	_	V _{DD_HV_A} – 0.1		V _{DD_HV_A} + 0.1	V
V _{AINx} ^{3,4}	SR	—	Analog input voltage ⁵	—	V _{SS_ADC1} - 0.1		V _{DD_ADC1} + 0.1	V
f _{ADC1}	SR	—	ADC_1 analog frequency	_	8 + 2%		32 + 2%	MHz
t _{ADC1_PU}	SR	—	ADC_1 power up delay	_		1.5		μs
t _{ADC1_S}	CC	Т	Sample time ⁶ VDD=5.0 V	_	440			ns
			Sample time ⁽⁶⁾ VDD=3.3 V		530			
t _{ADC1_C}	CC	Р	Conversion time ^{7, 8} VDD=5.0 V	f _{ADC1} = 32 MHz	2			
			Conversion time ^{(7),} (⁶⁾ VDD =5.0 V	f _{ADC 1} = 30 MHz	2.1			μs
			Conversion time ^{(7),} (6) VDD=3.3 V	f _{ADC 1} = 20 MHz	3			
			Conversion time ^{(7),} ⁽⁶⁾ VDD =3.3 V	f _{ADC1} = 15 MHz	3.01			
C _S	СС	D	ADC_1 input sampling capacitance	_		5		pF
C _{P1}	СС	D	ADC_1 input pin capacitance 1	_		3		pF
C _{P2}	СС	D	ADC_1 input pin capacitance 2	—		1		pF
C _{P3}	СС	D	ADC_1 input pin capacitance 3	_		1.5		pF
R _{SW1}	СС	D	Internal resistance of analog source	_			1	kΩ

Table 43. Conversion characteristics (12-bit ADC_1)

• •		с					Value		
Symb	Symbol (Parameter	Cond	itions ¹	Min	Тур	Max	Unit
R _{SW2}	CC	D	Internal resistance of analog source	-	_			2	kΩ
R _{AD}	CC	D	Internal resistance of analog source	-	_			0.3	kΩ
I _{INJ}	SR		Input current Injection	Current injection	V _{DD} = 3.3 V ± 10%	-5	—	5	mA
				on one ADC_1 input, different from the converted one	V _{DD} = 5.0 V ± 10%	-5	_	5	
INLP	CC	Т	Absolute Integral non-linearity-Preci se channels	Νο ον	verload		1	3	LSB
INLS	CC	Т	Absolute Integral non-linearity- Standard channels	No overload			1.5	5	LSB
DNL	CC	Т	Absolute Differential non-linearity	No overload			0.5	1	LSB
OFS	CC	Т	Absolute Offset error				2		LSB
GNE	СС	Т	Absolute Gain error				2		LSB
TUEP ⁹	CC	Р		Without cu	ırrent	-6		6	LSB
		Т	channels, input only pins	With curre	nt injection	-8		8	LSB
TUES ⁽⁹⁾	СС	Т		Without cu	ırrent	-10		10	LSB
		Т	channel	With curre	nt injection	-12		12	LSB

Table 43. Conversion characteristics (12-bit ADC_1) (continued)

NOTES:

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

 $^2~$ Analog and digital V_{SS_HV} must be common (to be tied together externally).

³ PA3, PA7, PA10, PA11 and PE12 ADC_1 channels are coming from V_{DD_HV_B} domain hence VDD_HV_ADC1 should be within ±100 mV of VDD_HV_B when these channels are used for ADC_1.

⁴ VDD_HV_ADC1 can operate at 5V condition while $V_{DD_HV_B}$ can operate at 3.3V provided that ADC_1 channels coming from $V_{DD_HV_B}$ domain are limited in max swing as $V_{DD_HV_B}$.

⁵ V_{AINx} may exceed V_{SS_ADC1} and V_{DD_ADC1} limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0xFFF.

⁶ During the sample time the input capacitance C_S can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_{ADC1_S} . After the end of the sample time t_{ADC1_S} , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_{ADC1_S} depend on programming.

- ⁷ Conversion time = Bit evaluation time + Sampling time + 1 Clock cycle delay.
- ⁸ Refer to ADC conversion table for detailed calculations.
- ⁹ Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

4.18 Fast Ethernet Controller

MII signals use CMOS signal levels compatible with devices operating at 3.3 V. Signals are not TTL compatible. They follow the CMOS electrical characteristics.

4.18.1 MII Receive Signal Timing (RXD[3:0], RX_DV, RX_ER, and RX_CLK)

The receiver functions correctly up to a RX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the system clock frequency must exceed four times the RX_CLK frequency in 2:1 mode and two times the RX_CLK frequency in 1:1 mode.

Spec	Characteristic	Min	Max	Unit
M1	RXD[3:0], RX_DV, RX_ER to RX_CLK setup	5	_	ns
M2	RX_CLK to RXD[3:0], RX_DV, RX_ER hold	5	_	ns
M3	RX_CLK pulse width high	35%	65%	RX_CLK period
M4	RX_CLK pulse width low	35%	65%	RX_CLK period

Table 44. MII Receive Signal Timing



Figure 21. MII receive signal timing diagram

4.18.2 MII Transmit Signal Timing (TXD[3:0], TX_EN, TX_ER, TX_CLK)

The transmitter functions correctly up to a TX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the system clock frequency must exceed four times the TX_CLK frequency in 2:1 mode and two times the TX_CLK frequency in 1:1 mode.

The transmit outputs (TXD[3:0], TX_EN, TX_ER) can be programmed to transition from either the rising or falling edge of TX_CLK, and the timing is the same in either case. This options allows the use of non-compliant MII PHYs.

Refer to the Fast Ethernet Controller (FEC) chapter of the MPC5646C Reference Manual for details of this option and how to enable it.

Spec	Characteristic	Min	Max	Unit
M5	TX_CLK to TXD[3:0], TX_EN, TX_ER invalid	5	_	ns
M6	TX_CLK to TXD[3:0], TX_EN, TX_ER valid	_	25	ns
M7	TX_CLK pulse width high	35%	65%	TX_CLK period
M8	TX_CLK pulse width low	35%	65%	TX_CLK period

Table 45. MII transmit signal timing ¹	Table 4	45. MII	transmit	signal	timing ¹
---	---------	---------	----------	--------	---------------------

NOTES: 1

Output pads configured with SRE = 0b11.



Figure 22. MII transmit signal timing diagram

4.18.3 **MII Async Inputs Signal Timing (CRS and COL)**

Table 46. MII Async Inputs Signal Timing¹

Spec	Characteristic	Min	Max	Unit
M9	CRS, COL minimum pulse width	1.5		TX_CLK period

NOTES: ¹ Output pads configured with SRE = 0b11.



Figure 23. MII async inputs timing diagram

4.18.4 **MII Serial Management Channel Timing (MDIO and MDC)**

The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

Spec	Characteristic	Min	Мах	Unit
M10	MDC falling edge to MDIO output invalid (minimum propagation delay)	0	_	ns
M11	MDC falling edge to MDIO output valid (max prop delay)	_	25	ns
M12	MDIO (input) to MDC rising edge setup	28	—	ns
M13	MDIO (input) to MDC rising edge hold	0	—	ns
M14	MDC pulse width high	40%	60%	MDC period
M15	MDC pulse width low	40%	60%	MDC period

Table 47. MII serial management channel timing¹

NOTES: ¹ Output pads configured with SRE = 0b11.



Figure 24. MII serial management channel timing diagram

4.19 On-chip peripherals

4.19.1 Current consumption

Symbol		с	Parameter		Conditions	Value ²	Unit
						Тур	
I _{DD_HV_} A(CAN)	CC	D	CAN (FlexCAN) supply current on V _{DD_HV_A}	500 Kbps 125 Kbps	Total (static + dynamic) consumption: FlexCAN in loop-back mode XTAL@8 MHz used as CAN engine clock source Message sending period is 580 µs	7.652 × f _{periph} + 84.73 8.0743 × f _{periph} + 26.757	μΑ
I _{DD_HV_A(eMIOS)}	CC	D	eMIOS supply current on V _{DD_HV_A}	Static consumption: eMIOS channel OFF Global prescaler enabled		$28.7 \times f_{periph}$	
				Dynamic consumption: It does not change varying the frequency (0.003 mA)		3	
I _{DD_HV_} A(SCI)	СС	D	SCI (LINFlex) supply current on V _{DD_HV_A}	Total (static + dynamic) consumption: LIN mode Baudrate: 20 Kbps		4.7804 × f _{periph} + 30.946	
I _{DD_HV_} A(SPI)	СС	D	SPI (DSPI) supply current		tatic consumption (only	1	
			on $V_{DD_HV_A}$	Ballast dynamic consumption (continuous communication): Baudrate: 2 Mbit Transmission every 8 µs Frame: 16 bits		$16.3 \times f_{periph}$	
I _{DD_HV_} A(ADC)	CC	D	ADC supply current on V _{DD_HV_A}	V _{DD} = 5.5 V	Ballast static consumption (no conversion)	$0.0409 \times f_{periph}$	mA
				V_DD =Ballast dynamic5.5 Vconsumption (continuous conversion)		$0.0049 \times f_{periph}$	
IDD_HV_ADC0	CC	D	ADC_0 supply current on V _{DD_HV_ADC0}	V _{DD} = Analog static 5.5 V consumption (no conversion)		200	μA
					Analog dynamic consumption (continuous conversion)	4	mA

Table 48. On-chip peripherals current consumption¹

Symbol		с	Parameter		Conditions	Value ²	Unit
Gymbol		Ŭ	i di dificter	Conditions		Тур	
IDD_HV_ADC1	CC	D	ADC_1 supply current on V _{DD_HV_ADC1}	V _{DD} = 5.5 V	Analog static consumption (no conversion)	$300 \times f_{periph}$	μA
				V _{DD} = 5.5 V	Analog dynamic consumption (continuous conversion)	6	mA
IDD_HV(FLASH)	CC	D	CFlash + DFlash supply current on V _{DD_HV_ADC}	V _{DD} = 5.5 V	_	13.25	mA
I _{DD_HV} (PLL)	CC	D	PLL supply current on V _{DD_HV}	V _{DD} = 5.5 V	_	0.0031 × f _{periph}	

Table 48. On-chip peripherals current consumption¹

NOTES: ¹ Operating conditions: $T_A = 25$ °C, $f_{periph} = 8$ MHz to 120 MHz. ² f_{periph} is in absolute value.

4.19.2 DSPI characteristics

Spec	Characteristic	Symbol			Unit
opec	onaracteristic	Cymbol	Min	Max	Onic
1	DSPI Cycle Time	t _{SCK}	Refer note ¹	_	ns
_	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1->0	Δt_{CSC}	—	115	ns
-	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1->1	Δt_{ASC}	15	—	ns
2	CS to SCK Delay ²	tcsc	7	—	ns
3	After SCK Delay ³	t _{ASC}	15	_	ns
4	SCK Duty Cycle	t _{SDC}	$0.4 \times t_{\text{SCK}}$	$0.6 imes t_{SCK}$	ns
_	Slave Setup Time (SS active to SCK setup time)	t _{SUSS}	5	—	ns
_	Slave Hold Time (SS active to SCK hold time)	t _{HSS}	10	_	ns
5	Slave Access Time (SS active to SOUT valid) ⁴	t _A	—	42	ns
6	Slave SOUT Disable Time (SS inactive to SOUT High-Z or invalid)	t _{DIS}	_	25	ns
7	CSx to PCSS time	t _{PCSC}	0		ns
8	PCSS to PCSx time	t _{PASC}	0	—	ns

Table 49. DSPI timing

Spec	Characteristic	Symbol		-	Unit
opee		Cymbol	Min	Мах	onn
9	Data Setup Time for Inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) ⁵ Master (MTFE = 1, CPHA = 1)	t _{SUI}	36 5 36 36	 	ns ns ns ns
10	Data Hold Time for Inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) ⁵ Master (MTFE = 1, CPHA = 1)	t _{HI}	0 4 0 0	 	ns ns ns ns
11	Data Valid (after SCK edge) Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1)	tsuo		12 37 12 12	ns ns ns ns
12	Data Hold Time for Outputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1)	t _{HO}	0 ⁶ 9.5 0 ⁷ 0 ⁸	 	ns ns ns ns

Table 49. DSPI timing (continued)

NOTES:

¹ This value of this parameter is dependent upon the external device delays and the other parameters mentioned in this table.

² The maximum value is programmable in DSPI_CTAR*n* [PSSCK] and DSPI_CTAR*n* [CSSCK]. For MPC5646C, the spec value of t_{CSC} will be attained only if T_{DSPI} x PSSCK x CSSCK > Δ t_{CSC}.

³ The maximum value is programmable in DSPI_CTAR*n* [PASC] and DSPI_CTAR*n* [ASC]. For MPC5646C, the spec value of t_{ASC} will be attained only if T_{DSPI} x PASC x ASC > Δt_{ASC} .

 $^4\,$ The parameter value is obtained from t_{SUSS} and t_{SUO} for slave.

⁵ This number is calculated assuming the SMPL_PT bitfield in DSPI_MCR is set to 0b00.

⁶ For DSPI1, the Data Hold Time for Outputs in Master (MTFE = 0) is -2 ns.

⁷ For DSPI1, the Data Hold Time for Outputs in Master (MTFE = 1, CPHA = 0) is -2 n.

⁸ For DSPI1, the Data Hold Time for Outputs in Master (MTFE = 1, CPHA = 1) is -2 ns.



Figure 25. DSPI classic SPI timing-master, CPHA = 0



Figure 26. DSPI classic SPI timing–master, CPHA = 1

MPC5646C Data Sheet, Rev.6



Figure 27. DSPI classic SPI timing–slave, CPHA = 0



Figure 28. DSPI classic SPI timing-slave, CPHA = 1



Figure 29. DSPI modified transfer format timing-master, CPHA = 0



Figure 30. DSPI modified transfer format timing-master, CPHA = 1



Figure 31. DSPI modified transfer format timing–slave, CPHA = 0



Figure 32. DSPI modified transfer format timing–slave, CPHA = 1

MPC5646C Data Sheet, Rev.6



Figure 33. DSPI PCS strobe (PCSS) timing

4.19.3 Nexus characteristics

Spec	Characteristic	Symbol	Min	Max	Unit
1	MCKO Cycle Time ²	t _{MCYC}	16.3	_	ns
2	MCKO Duty Cycle	t _{MDC}	40	60	%
3	MCKO Low to MDO, MSEO, EVTO Data Valid ³	t _{MDOV}	-0.1	0.25	t _{MCYC}
4	EVTI Pulse Width	t _{EVTIPW}	4.0	—	t _{TCYC}
5	EVTO Pulse Width	t _{EVTOPW}	1		t _{MCYC}
6	TCK Cycle Time ⁴	t _{TCYC}	40	—	ns
7	TCK Duty Cycle	t _{TDC}	40	60	%
8	TDI, TMS Data Setup Time	t _{NTDIS} , t _{NTMSS}	8	—	ns
9	TDI, TMS Data Hold Time	t _{NTDIH} , t _{NTMSH}	5	—	ns
10	TCK Low to TDO Data Valid	t _{JOV}	0	25	ns

NOTES:

JTAG specifications in this table apply when used for debug functionality. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at $V_{DDE} = 4.0 - 5.5$ V, $T_A = T_L$ to T_H , and $C_L = 30$ pF with SRC = 0b11.

² MCKO can run up to 1/2 of full system frequency. It can also run at system frequency when it is <60 MHz.

 3 MDO, $\overline{\text{MSEO}}$, and $\overline{\text{EVTO}}$ data is held valid until next MCKO low cycle.

⁴ The system clock frequency needs to be three times faster than the TCK frequency.





Figure 34. Nexus output timing



Figure 35. Nexus TDI, TMS, TDO timing

4.19.4 JTAG characteristics

No.	Symbol		с	Parameter		Unit		
NO.				r ai airicici	Min	Тур	Мах	Onic
1	t _{JCYC}	CC	D	TCK cycle time	64	_	_	ns
2	t _{TDIS}	CC	D	TDI setup time	10	—	_	ns
3	t _{TDIH}	CC	D	TDI hold time	5	—	_	ns
4	t _{TMSS}	CC	D	TMS setup time	10	—	_	ns
5	t _{TMSH}	CC	D	TMS hold time	5	—	_	ns

MPC5646C Data Sheet, Rev.6

No.	Symbol		с	Parameter		Unit		
NO.				r ai ainetei	Min			
6	t _{TDOV}	CC	D	TCK low to TDO valid		_	33	ns
7	t _{TDOI}	СС	D	TCK low to TDO invalid	6	_	_	ns
	t _{TDC}	CC	D	TCK Duty Cycle	40	_	60	%
—	t _{TCKRISE}	СС	D	TCK Rise and Fall Times	—	_	3	ns





Figure 36. Timing diagram - JTAG boundary scan

5 Package characteristics

- 5.1 Package mechanical data
- 5.1.1 176 LQFP package mechanical drawing



Figure 37. 176 LQFP mechanical drawing (Part 1 of 3)



Figure 38. 176 LQFP mechanical drawing (Part 2 of 3)

MPC5646C Data Sheet, Rev.6

Package characteristics

I				· · ·								
NOTES:												
1. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25MM PER SIDE. DIMENSIONS D1 AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE DATUM H.												
2. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM & DIMENSION BY MORE THEN 0.08MM. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.07MM FOR 0.4MM AND 0.5MM PITCH PACKAGES.												
DIM	MIN	NOM	МАХ	DIM	MIN	NOM	MAX	DIM	MIN	NOM	МАХ	
A			1.6	L1	1 REF							
A1	0.05		0.15	R1	0.08							
A2	1.35	1.4	1.45	R2	0.08		0.2					
b	0.17	0.22	0.27	S	S 0.2 REF							
b1	0.17	0.2	0.23	θ	0°	3.5°	7 °					
с	0.09		0.2	θ1	0°							
c1	0.09		0.16	θ2	11 °	12 °	13 °					
D		26 BSC	;	θ3	11°	12 °	13°					
D1		24 BSC	:									
е		0.5 BS()									
E		26 BSC	;									
E1		24 BSC			UNIT		DIMENSION AND			ENCE		
L	L 0.45 0.6 0.75						TOLERANCES ASME Y14.5M			REFERENCE DOCUMENT		
TITLE: LQFP 176LD							AJWIE 114.		04-	00-20	0-1392	
24X24X1.4 PKG 0.5 PITCH POD 2mm FOOTPRINT					I POD							
							SHEET			3		

Figure 39. 176 LQFP mechanical drawing (Part 3 of 3)

5.1.2 208 LQFP package mechanical drawing
Package characteristics



Figure 40. 208 LQFP mechanical drawing (Part 1 of 3)



Figure 41. 208 LQFP mechanical drawing (Part 2 of 3)

Package characteristics

N	\cap	ΤF	\sim
1	U	1.1	·

- 1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M-1994.
- 2. DIMENSIONS IN MILLIMETERS.
- 3. DATUMS L, M AND N TO BE DETERMINED AT THE SEATING PLANE, DATUM T.
- 4 dimensions to be determined at seating plane, datum t.

5.	DIMENSIONS	DO NOT	INCLUDE MC	LD PROTRUSIO	N. ALLOWABLE
	PROTRUSION MOLD MISMAT		PER SIDE.	DIMENSIONS	INCLUDE

/	6

DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.35. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD 0.07.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHA	NICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE:	DOCUMENT N]: 98ASS23458W	REV∶C
208 LD TQFP, 28 X 28 PKG, 0.50 PITCH, 1.4 THIC	CASE NUMBER	R: 998-01	20 MAY 2005
		EDEC MS-026 BJB	

Figure 42. 208 LQFP mechanical drawing (Part 3 of 3)

Package characteristics

5.1.3 256 MAPBGA package mechanical drawing





	2.		MECHANICAL DUTLINES	DECUME	NT ND: 98ARH98219A
4	Trees		DICTIONARY	PAGE:	1216B
ULECTRONIC VI BURCTLY // VERSIONS ARE	CREDING ARE UNCONTROL EXH THE DOLLED EXCEPT UNCONTROLLED EXCEPT COPY' IN R	LED DEEPT VIEN ACCESSED ROL REPOSITORY, PRINTED VHEN STARPED "CONTROLLED (3)	DO NOT SCALE THIS DRAWIN	NG RE∨:	A
			DETAIL K ROTATED 90° CLOCKWISE		<u>5</u> 0.30 Z 0.15 Z X
DIM	MIN	MAX	N	IOTES	
A	1.25	1.60	1. DIMENSIONS ARE IN MILLIN	METERS.	
A A1	1.25 0.27	1.60 0.47	DIMENSIONS ARE IN MILLIN INTERPRET DIMENSIONS AF		CES PER
	0.27				CES PER
A1	0.27	0.47	 INTERPRET DIMENSIONS AT ASME Y14.5M-1994. DIMENSION 6 IS MEASURED 	ND TOLERAN D AT THE M	AXIMUM
A1 A2	0.27 1.16 0.40	0.47 REF	 INTERPRET DIMENSIONS AI ASME Y14.5M−1994. 	ND TOLERAN D AT THE M	AXIMUM
A1 A2 b	0.27 1.16 0.40 17.00	0.47 REF 0.60	 2. INTERPRET DIMENSIONS AT ASME Y14.5M-1994. 3 DIMENSION & IS MEASURED SOLDER BALL DIAMETER, I PLANE Z. 4 DATUM Z (SEATING PLANE 	ND TOLERAN D AT THE M PARALLEL TO	AXIMUM O DATUM D BY THE
А1 А2 Ь D	0.27 1.16 0.40 17.00 17.00	0.47 REF 0.60 D BSC	 INTERPRET DIMENSIONS AN ASME Y14.5M-1994. DIMENSION & IS MEASURE SOLDER BALL DIAMETER, I PLANE Z. DATUM Z (SEATING PLANE SPHERICAL CROWNS OF TO A 	ND TOLERAN D AT THE M PARALLEL TO E) IS DEFINE HE SOLDER	AXIMUM O DATUM D BY THE BALLS.
A1 A2 D E	0.27 1.16 0.40 17.00 17.00 1.00	0.47 REF 0.60 D BSC D BSC	 2. INTERPRET DIMENSIONS AT ASME Y14.5M-1994. 3 DIMENSION & IS MEASURED SOLDER BALL DIAMETER, I PLANE Z. 4 DATUM Z (SEATING PLANE 	ND TOLERAN D AT THE M PARALLEL TO E) IS DEFINE HE SOLDER	AXIMUM D DATUM D BY THE BALLS.
A1 A2 D E e	0.27 1.16 0.40 17.00 17.00 1.00 0.50	0.47 REF 0.60 D BSC D BSC BSC	2. INTERPRET DIMENSIONS AN ASME Y14.5M-1994. 3 DIMENSION & IS MEASURED SOLDER BALL DIAMETER, IN PLANE Z. 4 DATUM Z (SEATING PLANE SPHERICAL CROWNS OF TH SPHERICAL CROWNS OF TH SPHERICAL CROWNS OF TH SPHERICAL CROWNS OF TH SPHERICAL CROWNS OF TH ARE PARALLELISM MEASUREMENT EFFECT OF MARK ON TOP AP BGA. CASE NUMBER	ND TOLERAN D AT THE M PARALLEL TO E) IS DEFINE HE SOLDER NT SHALL E: SURFACE O	AXIMUM O DATUM D BY THE BALLS.
A1 A2 D E e S	0.27 1.16 0.40 17.00 1.00 0.50	0.47 REF 0.60 D BSC D BSC D BSC D BSC	2. INTERPRET DIMENSIONS AN ASME Y14.5M-1994.	ND TOLERAN D AT THE M PARALLEL TO E) IS DEFINE HE SOLDER NT SHALL E SURFACE O R: 1216B-01 DN-JEDEC	AXIMUM O DATUM D BY THE BALLS.

Figure 44. 256 MAPBGA mechanical drawing (Part 2 of 2)

6 Ordering information



Figure 45. Orderable parts

Revision history

7 Revision history

Table 52 summarizes revisions to this document.

Table 52. Revision history

Revision	Date	Changes	
1	15 April 2010	Initial Release	
2	17 August 2010	 Editing and formatting updates throughout the document. Updated Voltage regulator capacitance connection figure. Added a new sub-section "V_{DD_BV}Options" Program and erase specifications: -Updated Tdwprogram TYP to 22 us -Updated T128Kpperase Max to 5000 ms -Added t_{ESUS} parameter Added recommendation in the Voltage regulator electrical characteristics section. Added Crystal description table in Fast external crystal oscillator (4 to 140 MHz) electrical characteristics section and corrected the cross-reference to the same. Added a new sections - Pad types, System pins and functional ports Updated TYP numbers in the Flash program and erase specifications table Added a new table: Program and erase specifications (Data Flash) Flash read access timing table: Added Data flash memory numbers Flash read access timing table: Added Data flash memory numbers Flash newer supply DC electrical characteristics table: Updated IDFREAD and IDFMOD values for Data flash, Removed IDFLPW parameter Updated feature list. MPC5646C 3M block diagram: Updated ADC channels and added legends. MPC5646C 3M series block summary: Added new blocks. Functional Port Pin Descriptions table: Added OSC32k_XTAL and OSC32k_EXTAL function at PB8 and PB9 port pins. Electrical Characteristics: Replaced VSS with VSS_HV throughout the section. Absolute maximum ratings, Recommended operating conditions (3.3 V) and Recommended operating conditions (5.0 V) tables: VRC_CTRL min is updated to "0". Recommended operating conditions (3.3 V) and Recommended operating conditions (5.0 V) tables: Clarified footnote 2 in both tables. LQFP thermal characteristics section: Updated numbers for LQFP packages. Low voltage power domain electrical characteristics table: Clarified footnotes based upon review comments. Code flash memory—Program and erase	

Table 52.	Revision	history ((continued)
-----------	----------	-----------	-------------

Revision Date	Changes
3 28 April 201	

Revision history

Revision	Date	Changes
4	23 June 2011	 Interchanged the denominator with numerator in Equation 11 of Input impedance and ADC accuracy section Removed the note (All ADC conversion characteristics described in the table below are applicable only for the precision channels. The data for semi-precision and extended channels is awaited and same will be subsequently updated in later revs.) in the ADC electrical characteristics section. In On-chip peripherals current consumption table, replaced IDD_HV_ADC with IDD_HV_ADC0 and IDD_HV_ADC1 values as per ADC specs In ADC conversion characteristics (10-bit ADC_0) table, the minimum sample time of ADC0 changed to 500 at 32 MHz In ADC conversion characteristics (12-bit ADC_0) table, removed the entry for sample time at 30 MHz In Conversion characteristics (12-bit ADC_1)table, changed TUEX to TUES and INLX to INLS (Extended channels are not supported by the device. So, changed to standard channel.)

Table 52.	Revision	history	(continued)
-----------	----------	---------	-------------

Revision	Date	Changes
5	21 June 2012	 Updated the pins 23 and 24 of Figure 2.176-pin LQFP configuration Updated unit of measure in Table 43 Conversion characteristics (12-bit ADC_1) Modified the value to typical value in Table 48 On-chip peripherals current consumption Added footnote to t_{ESRT} parameter in Table 25 Code flash memory—Program and erase specifications Added footnote to t_{ESRT} parameter in Table 26 Data flash memory—Program and erase specifications Updated Table 28 Flash memory read access timing. Updated the footnote1 of Table 9 Recommended operating conditions (3.3 V) and Table 10 Recommended operating conditions (5.0 V) respectively. Updated the footnote1 of Table 9 Recommended operating conditions (3.3 V) and Table 10 Recommended operating conditions (5.0 V) Updated the footnote1 of Table 9 Recommended footnote3 Updated the odicated number of channels for 12-bit ADC in family comparison tables Updated the values of f_{SIRC}, parameters and conditions of Δ_{SIRCVAR} in Table 40 Slow internal RC oscillator (128 kHz) electrical characteristics Updated the value of t_{ADC0,PU} in Table 42, ADC conversion characteristics (10-bit ADC_0) Updated the lDD values in Table 24, Low voltage power domain electrical characteristics Added footnote to Table 24, Low voltage power domain electrical characteristics. Updated the values of V_{LPREG} in Table 22, Voltage regulator electrical characteristics. Added table 12 °C, min and max values of V_{LVDLVCORL} and V_{LVDLVBKPL} in Table 23, Low voltage monitor electrical characteristics Updated the inn, max and typical values of V_{LVDLVCORL} and V_{LVDLVBKPL} in Table 23, Low voltage monitor electrical c

Revision history

Revision	Date	Changes
6	12 Feb 2014	 Removed occurrences of 208BGA from Table 3 System pin descriptions. Added PM[3] and PM[4] in the figure note 1 of Figure 4, 256-pin BGA configuration. Added a table note in Table 19 I/O supplies. Updated Figure 8, Voltage regulator capacitance connection and added a note in this figure. Removed max values of V_{LPREG} and V_{MREG}, changed min value of V_{LPREG} to 1.21 V, and updated V_{MREG} and V_{LPREG} after trimming values in Table 22 Voltage regulator electrical characteristics. Updated 1st footnote and updated max values for I_{DDRUN}, I_{DDHALT}, I_{DDSTOP} I_{DDSTDBY3}, I_{DDSTDBY2}, I_{DDSTDBY1} and removed values at 85°C and 105°C in Table 24 Low voltage power domain electrical characteristics. Added a footnote below Table 28 Flash memory read access timing. Updated the formula in Eq. 11 in Section 4.17.1.1, "Input impedance and ADC accuracy. Added Figure 17, Input equivalent circuit (extended channels). Updated t_{ADC0_PU} value to 1.5 as max and added footnote for I_{INJ} in Table 42 ADC conversion characteristics (10-bit ADC_0). Added Category column in Table 43 Conversion characteristics (12-bit ADC_1). Added the IDD_HV_ADC0 values in Table 48 On-chip peripherals current consumption. Added a note in Figure 45, Orderable parts.

Table 52.	Revision	history	(continued)
-----------	----------	---------	-------------

NOTE

This revision history uses clickable cross-references for ease of navigation. The numbers and titles in each cross-reference are relative to the latest published release.

Appendix A Abbreviations

Table 53 lists abbreviations used but not defined elsewhere in this document.

Abbreviation	Meaning
CS	Chip select
EVTO	Event out
МСКО	Message clock out
MDO	Message data out
MSEO	Message start/end out
MTFE	Modified timing format enable
SCK	Serial communications clock
SOUT	Serial data out
TBD	To be defined
TCK	Test clock input
TDI	Test data input
TDO	Test data output
TMS	Test mode select

Table 53. Abbreviations

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: http://www.reg.net/v2/webservices/Freescale/Docs/TermsandCo nditions.html.

Freescale, the Freescale logo, is trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2009-2014 Freescale Semiconductor, Inc.

MPC5646C Rev.6 02/2014





Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Freescale Semiconductor:

SPC5645BF0MLU1SPC5646CF0MLU1SPC5646CCF0MLT1SPC5644BF0VLT1SPC5644BF0VLU1SPC5646CCF0MLU1SPC5645CF0MLU1SPC5646CCF0MMJ1SPC5646BF0MLU1SPC5644CF0VLU1SPC5645BF0VLT1RSPC5645SF1VLTRSPC5645SF1VLTRSPC5645BF0VLT1SPC5645BF0VLT1