

DIFFERENTIAL DATA AND CLOCK D FLIP-FLOP

FEATURES

- 365ps propagation delay
- 2.0GHz toggle frequency
- Internal 75KΩ input pull-down resistors
- Available in 8-pin SOIC package

PIN CONFIGURATION/BLOCK DIAGRAM



TOP VIEW

PIN NAMES

Pin	Function					
D	Data Input					
CLK	Clock Input					
Q	Data Output					

DESCRIPTION

The SY10/100EL52 are differential data, differential clock D flip-flops. These devices are functionally equivalent to the E452 devices, with higher performance capabilities. With propagation delays and output transition times significantly faster than the E452, the EL52 is ideally suited for those applications which require the ultimate in AC performance.

Data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The differential clock inputs also allow the EL52 to be used as a negative edge triggered device.

The EL52 employs input clamping circuitry so that, under open input conditions (pulled down to VEE), the outputs of the device will remain stable.

TRUTH TABLE⁽¹⁾

D	CLK	Q
L	Z	L
Н	Z	Н

NOTE:

1. Z = LOW-to-HIGH transition.

DC ELECTRICAL CHARACTERISTICS

VEE = VEE (Min.) to VEE (Max.); VCC = GND

			TA = -40°C			TA = 0°C			TA = +25°C			T			
Symbol	Parameter	,	Min.	Тур.	Max.	Unit									
IEE		10EL 100EL	_	21 21	25 25	17 17	21 21	25 25	17 17	21 21	25 25	17 19	21 24	25 29	mA
Vee		10EL 100EL	-4.75 -4.20	-5.2 -4.5	-5.5 -5.5	V									
Іін	Input HIGH Curre	ent	—	—	150	—	_	150	—	—	150	_	_	150	μA

AC ELECTRICAL CHARACTERISTICS

VEE = VEE (Min.) to VEE (Max.); VCC = GND

		TA = -40°C			TA = 0°C			TA = +25°C			TA = +85°C			
Symbol	Parameter	Min.	Тур.	Max.	Unit									
fmax	Maximum Toggle Frequency	1.8	2.5	—	2.2	2.8	_	2.2	2.8	—	2.2	2.8	—	GHz
tplh tphl	Propagation Delay to Output CLK	235	335	515	275	365	465	275	365	465	320	410	510	ps
ts	Set-up Time	125	0	—	125	0	—	125	0	_	125	0	_	ps
tн	Hold Time	150	50	_	150	50	_	150	50	_	150	50	_	ps
tPW	Minimum Pulse Width	400	_	_	400	—	_	400	_	_	400	_	_	ps
Vpp	Minimum Input Swing ⁽¹⁾	150	_	_	150	_	_	150	_	_	150	_	_	mV
VCMR	Common Mode Range ⁽²⁾ D (10EL) D (100EL) CLK (10EL) CLK (100EL)	-0.4 -0.4 -0.6 -0.8		-1.6 -1.2 (3) (3)	V									
tr tf	Output Rise/Fall Times Q (20% to 80%)	100	225	350	100	225	350	100	225	350	100	225	350	ps

NOTES:

1. Minimum input swing for which AC parameters are guaranteed.

2. The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between VPP min. and 1V.

3. The lower end of the CMR range is dependent on VEE and is equal to VEE + 3.0V.

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range				
SY10EL52ZC	Z8-1	Commercial				
SY10EL52ZCTR	Z8-1	Commercial				
SY100EL52ZC	Z8-1	Commercial				
SY100EL52ZCTR	Z8-1	Commercial				

8 LEAD SOIC .150" WIDE (Z8-1)



MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA

TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB http://www.micrel.com

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc. © 2000 Micrel Incorporated