

## 5V/3.3V ÷2, ÷4/6 CLOCK GENERATION CHIP

### FEATURES

- 3.3V and 5V power supply options
- 50ps output-to-output skew
- Synchronous enable/disable
- Master Reset for synchronization
- Internal 75KΩ input pull-down resistors
- Available in 20-pin SOIC package



### Precision Edge<sup>®</sup>

### DESCRIPTION

The SY10/100EL38/L are low skew  $\div 2$ ,  $\div 4/6$  clock generation chips designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The devices can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. In addition, by using the VBB output, a sinusoidal source can be AC-coupled into the device. If a single-ended input is to be used, the VBB output should be connected to the  $\overline{CLK}$  input and bypassed to ground via a  $0.01\mu$ F capacitor. The VBB output is designed to act as the switching reference for the input of the EL38/L under single-ended input conditions. As a result, this pin can only source/ sink up to 0.5mA of current.

The common enable  $(\overline{EN})$  is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the input clock, therefore, all associated specification limits are referenced to the negative edge of the clock input.

The Phase\_Out output will go HIGH for one clock cycle whenever the  $\div 2$  and the  $\div 4/6$  outputs are both transitioning from a LOW to a HIGH. This output allows for clock synchronization within the system.

Upon start-up, the internal flip-flops will attain a random state; the master reset (MR) input allows for the synchronization of the internal dividers, as well as for multiple EL38/Ls in a system.

Precision Edge is a registered trademark of Micrel, Inc.

## PACKAGE/ORDERING INFORMATION





20-Pin SOIC (Z20-1)

Part Number	Package Type	Operating Range	Package Marking	Lead Finish	
SY10EL38LZC	Z20-1	Commercial	SY10EL38LZC	Sn-Pb	
SY10EL38LZCTR <sup>(2)</sup>	Z20-1	Commercial	SY10EL38LZC	Sn-Pb	
SY100EL38LZC	Z20-1	Commercial	SY100EL38LZC	Sn-Pb	
SY100EL38LZCTR <sup>(2)</sup>	Z20-1	Commercial	SY100EL38LZC	Sn-Pb	
SY10EL38LZI	Z20-1	Industrial	SY10EL38LZI	Sn-Pb	
SY10EL38LZITR <sup>(2)</sup>	Z20-1	Industrial	SY10EL38LZI	Sn-Pb	
SY100EL38LZI	Z20-1	Industrial	SY100EL38LZI	Sn-Pb	
SY100EL38LZITR <sup>(2)</sup>	Z20-1	Industrial	SY100EL38LZI	Sn-Pb	
SY10EL38LZG <sup>(3)</sup>	Z20-1	Industrial	SY10EL38LZG with Pb-Free bar-line indicator	Pb-Free NiPdAu	
SY10EL38LZGTR <sup>(2, 3)</sup>	Z20-1	Industrial	SY10EL38LZG with Pb-Free bar-line indicator	Pb-Free NiPdAu	
SY100EL38LZG <sup>(3)</sup>	Z20-1	Industrial	SY100EL38LZG with Pb-Free bar-line indicator	Pb-Free NiPdAu	
SY100EL38LZGTR <sup>(2, 3)</sup>	Z20-1	Industrial	SY100EL38LZG with Pb-Free bar-line indicator	Pb-Free NiPdAu	

#### Notes:

1. Contact factory for die availability. Dice are guaranteed at  $T_A = 25^{\circ}C$ , DC Electricals only.

2. Tape and Reel.

3. Pb-Free package is recommended for new designs.

# **PIN NAMES**

Pin	Function
CLK	Differential Clock Inputs
ĒN	Synchronous Enable
MR	Master Reset
VBB	Reference Output
Q0, Q1	Differential ÷2 Outputs
Q2, Q3	Differential ÷4/6 Outputs
DIVSEL	Frequency Select Input

## **TRUTH TABLE**

CLK	ĒN	MR	Function
Z	L	L	Divide
ZZ	Н	L	Hold Q0–3
Х	Х	Н	Reset Q0-3

NOTE:

Z = LOW-to-HIGH transition

ZZ = HIGH-to-LOW transition

DIVSEL	Q2, Q3 OUTPUTS
0	Divide by 4
1	Divide by 6

# DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

		TA = -40°C		TA = 0°C			TA = +25°C			٦				
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
IEE	Power Supply Current													mA
	10EL	35	50	65	35	—	65	35	—	65	35	—	65	
	100EL	35	50	65	35	—	65	35	—	65	35	—	75	
Vbb	Output Reference													V
	Voltage 10EL	-1.43	—	-1.30	-1.38	_	-1.27	-1.35	—	-1.25	-1.31	—	-1.19	
	100EL	-1.38	—	-1.26	-1.38	—	-1.26	-1.38	—	-1.26	-1.38	—	-1.26	
Ін	Input High Current		_	150	_		150			150	_	—	150	μA

#### VEE = VEE (Min.) to VEE (Max.); VCC = GND

#### NOTE:

1. Parametric values specified at:

5 volt Power Supply Range

100EL38 Series: 10EL38 Series 3 volt Power Supply Range 10/100EL38L Series: -3.0V to -3.8V.

-4.2V to -5.5V. -4.75V to -5.5V.

M9999-031006 hbwhelp@micrel.com or (408) 955-1690

# AC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

VEE = VEE (Min.) to VEE (Max.); VCC = GND

		TA = -40°C			TA = 0°C			TA	= +25	°C	Та			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
fmax	Maximum Toggle Frequency	1000	_		1000		—	1000	_		1000			MHz
tPD	Propagation Delay to Output CLK → Output (Diff.) CLK → Output (S.E.) MR → Output	950 900 600		1150 1200 900	950 900 600		1150 1200 900	970 920 600		1170 1220 900	1050 1000 600		1250 1300 900	ps
tskew	Within-Device Skew <sup>(2)</sup> $Q_0 - Q_3$ All	_	_	50 75	_	_	50 75	_	_	50 75		_	50 75	ps
	Part-to-Part Q0 — Q3 (Diff.) All	_	_	200 240		_	200 240	_	_	200 240	_	_	200 240	
ts	Set-up Time $\overline{EN} \rightarrow \overline{CLK}$ DIVSEL $\rightarrow CLK$	300 300	150 —		_	150 —	_	_	150 —	_	_	150 —		ps
tн	Hold Time $\overline{\text{CLK}} \rightarrow \overline{\text{EN}}$ $\text{CLK} \rightarrow \text{DIVSEL}$	400 400	150 200		400 400	150 200	_	400 400	150 200	_	400 400	150 200		ps
Vpp	Minimum Input Swing <sup>(3)</sup> CLK	250	—	_	250	_	—	250	—	_	250	—	_	mV
VCMR	Common Mode Range <sup>(4)</sup> CLK	-1.3	_	-0.4	-1.4	_	-0.4	-1.4	_	-0.4	-1.4	—	-0.4	V
tRR	Reset Recovery Time	_	—	100	_	_	100	_	_	100	_	—	100	ps
tPW	Minimum Pulse Width CLK MR	800 700	_	—	800 700		_	800 700	_	_	800 700	_	_	ps
tr tf	Output Rise/Fall Times Q (20% —80%)	280	—	550	280	_	550	280	—	550	280		550	ps

#### NOTES:

1. Parametric values specified at:

5 volt Power Supply Range

 100EL38 Series:
 -4.2V to -5.5V.

 10EL38 Series:
 -4.75V to -5.5V.

 10/100EL38L Series:
 -3.0V to -3.8V.

3 volt Power Supply Range

2. Skew is measured between outputs under identical transitions.

3. Minimum input swing for which AC parameters are guaranteed. The device will function reliably with differential inputs down to 100mV.

4. The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between VPP min. and 1V. The lower end of the CMR range varies 1:1 with VEE. The numbers in the spec table assume a nominal VEE = -3.3V. Note for PECL operation, the VCMR (min) will be fixed at 3.3V – IVCMR (min)I.

## LOGIC DIAGRAM



## TIMING DIAGRAMS



### 20-PIN SOIC .300" WIDE (Z20-1)



#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2006 Micrel, Incorporated.